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Abstract
The tradition of implementing analogue circuits by means of voltage amplifiers is al-
most as old as the concept of electronic circuit design. The integrated electronic circuit,
however, is a relatively new concept. Furthermore, integrated electronic circuits have
significantly different limitations and strengths to the conventional discrete electronic
circuits have. Since the active devices in integrated circuits amplify current rather than
voltage, various current-mode circuit ideas have emerged after the introduction of the
integrated circuit.
This work deals with analogue integrated circuit design using various types of
current-mode amplifiers. These circuits are analysed and realised using modern CMOS
integration technologies. The dynamic nonlinearities of these circuits are discussed in
detail as in the literature only linear nonidealities and static nonlinearities are conven-
tionally considered.
The most important open-loop current-mode amplifier is the second-generation
current-conveyor (CCII). For this amplifier, a macromodel is derived that accurately
describes all linear nonidealities. Unlike other reported macromodels, this model can
accurately predict the common-mode behaviour of differential current-conveyor appli-
cations. The accuracy of the model is experimentally verified in the case of current-
mode instrumentational amplifiers. This model is also used to describe the nonide-
alities of several other current-mode amplifiers because circuit structures similar to
second-generation current-conveyors are common in such amplifiers.
Push-pull class-AB realisations of the second-generation current-conveyor and the
current-feedback operational amplifier perform efficiently when implemented in com-
plementary bipolar integration technologies. However, in modern low-voltage CMOS
integration technologies both amplifier types suffer from limited input and output volt-
age swing. Similarly, adequate distortion and input impedance levels are difficult to
reach. Therefore, other current-mode amplifiers, such as the current-mode operational
amplifier and the high-gain current-conveyor (CCII∞), are more suitable for modern
CMOS-processes. Simple calculations show that, unlike with conventional voltage-
mode operational amplifiers, the large-signal settling behaviour of these two amplifier
types does not degrade as CMOS integration technologies are scaled down.
ii Abstract
Two illustrative applications of current-mode circuits are investigated: continuous-
time analogue filters and logarithmic amplifiers. Two 1 MHz 3rd-order low-pass
continuous-time filters are designed and fabricated with a 1.2 µm CMOS-process.
These filters use differential high-gain conveyors with linearised, dynamically biased
output stages resulting in performance superior to most OTA-C filter realisations re-
ported. Additionally, a current reference is designed that reduces the temperature de-
pendency of the filter corner frequency down to -100 ppm/K.
Similarly, two logarithmic amplifier chips are designed and fabricated. The first
circuit, implemented with a 1.2 µm BiCMOS-process, uses again a CCII∞. The op-
eration of this circuit relies on the logarithmic behaviour of the pn-junction used as
a feedback element. With a CCII∞ the constant gain-bandwidth product, typical of
voltage-mode operational amplifiers, is avoided resulting in a constant 1 MHz band-
width with a 60 dB signal amplitude range.
The second current-mode logarithmic amplifier is realised in a standard 1.2 µm
CMOS-process. In this case, a piece-wise linear approximation of the logarithmic
function is realised with a cascade of limiting current amplifier stages. The limiting
level in these current amplifiers is less sensitive to process variation than in limiting
voltage amplifiers resulting in exceptionally low temperature dependency of the loga-
rithmic output signal. Additionally, along with this logarithmic amplifier a new current
peak detector is developed.
Keywords: analogue integrated circuit, CMOS, current amplifier, current-mode, am-
plifier distortion, nonlinearity, continuous-time filter, logarithmic amplifier.
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Chapter 1
Introduction to current-mode
circuit techniques
1.1 Development of integration technologies
The development of modern integration technologies is normally driven by the needs
of digital CMOS circuit design. As the sizes of integrated devices decrease, so maxi-
mum voltage ratings also rapidly decrease. Although decreased supply voltages do not
restrict the design of digital circuits, it is harder to design high performance analogue
integrated circuits using new processes.
In digital integration technologies, there are fewer integrated devices available for
circuit design. In a worst case situation, this means that only transistors are available
for analogue circuit design. There may occasionally bee capacitances and resistors
but their values may be small and there are significant parasitic components present.
Thus, if we want to utilise the fastest integration technologies available, we are usually
restricted to active components in the design of integrated analogue circuits.
Since the introduction of integrated circuits, the operational amplifier has served
as the basic building block in analogue circuit design. Since then, new integrated
analogue circuit applications have emerged and the performance requirements for ana-
logue circuits have changed. Voltage-mode operational amplifier circuits have limited
bandwidth at high closed-loop gains due to the constant gain-bandwidth product. Fur-
thermore, the limited slew-rate of the operational amplifier affects the large-signal,
high-frequency operation.
When wide bandwidth, low power consumption and low voltage operation are
needed simultaneously, the voltage-mode operational amplifier easily becomes too
complex and has characteristics that are not needed, for example DC-accuracy. On
the other hand, circuit techniques used in radio frequency applications are usually too
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simple to reach the required accuracy. Therefore, there is a growing need for new, low
voltage analogue circuit techniques.
1.2 Motivation for current-mode circuit design
One procedure for finding alternative, preferably simpler, circuit realisations is to use
current signals rather than voltage signals for signal processing [1,2]. MOS-transistors
in particular are more suitable for processing currents rather than voltages because the
output signal is current both in common-source and common-gate amplifier configura-
tions and common-drain amplifier configuration is almost useless at low supply volt-
ages because of the bulk-effect present in typical CMOS-processes. Moreover, MOS
current-mirrors are more accurate and less sensitive to process variation than bipolar
current-mirrors because with the latter the base currents limit the accuracy. Therefore,
at the very least, MOS-transistor circuits should be simplified by using current signals
in preference to voltage signals. For this reason, integrated current-mode system reali-
sations are closer to the transistor level than the conventional voltage-mode realisations
and therefore simpler circuits and systems should result.
When signals are widely distributed as voltages, the parasitic capacitances are
charged and discharged with the full voltage swing, which limits the speed and in-
creases the power consumption of voltage-mode circuits. Current-mode circuits can-
not avoid nodes with high voltage swing either but these are usually local nodes with
less parasitic capacitances. Therefore, it is possible to reach higher speed and lower
dynamic power consumption with current-mode circuit techniques. Current-mode in-
terconnection circuits in particular show promising performance [3].
When the signal is conveyed as a current, the voltages in MOS-transistor circuits
are proportional to the square-root of the signal, if saturation region operation is as-
sumed for the devices. Similarly, in bipolar transistor circuits the voltages are propor-
tional to the logarithm of the signal. Therefore, a compression of voltage signal swing
and a reduction of supply voltage are possible. This feature is utilised for example
in log-domain filters [4], switched current filters [5], and in non-linear current-mode
circuits in general. Unfortunately, as a consequence of the device mismatches this
non-linear operation may generate an excessive amount of distortion for applications
with high linearity requirements. Thus, in certain current-mode circuits, linearisation
techniques are utilised to reduce the nonlinearity of the transistor transconductance, in
which case the voltage signal swing is not reduced.
However, new solutions invariably entail new problems. The compression of the
voltage signal swing, for example, increases sensitivity to mismatches. Similarly, a
large amount of reported current-mode circuits require advanced complementary bipo-
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lar integration processes utilising vertical npn- and pnp-transistors with a high fT ,
circuits which need excessively high supply voltages in order to be useful in most bat-
tery operated applications. Furthermore, some current-mode techniques such as the
current-feedback are very old (compare to cathode-feedback in electron tube ampli-
fiers) and are used as enhanced voltage-mode signal processing building blocks rather
than as true current-mode signal processing building blocks. At radio frequencies,
current-mode circuit techniques are limited to on-chip signal processing in integrated
circuits as off-chip impedance levels are fixed, typically 50 Ω. However, the aggres-
sive scaling of integration technologies ensures that current-mode circuit techniques
will remain useful in the future, while some longer on-chip sub-system interconnec-
tions may need RF design techniques.
1.3 Evolution of current-mode building blocks
The current-conveyor, published in 1968 [6], represented the first building block in-
tended for current signal processing. In 1970 appeared the enhanced version of the
current-conveyor: the second-generation current-conveyor CCII [7]. Neither of these
building blocks became popular as a consequence of the introduction of the integrated
operational amplifier at the time. As the voltage-mode operational amplifier concept
had already been introduced in the forties, it is no wonder that the current-conveyor
did not become a success overnight. Additionally, integrated current-conveyors were
difficult to realise due to the lack of high performance pnp-devices in the integration
technologies of the nineteen seventies.
In the nineteen eighties, fast vertical pnp-devices were introduced in bipolar in-
tegration technologies. During that time, research societies started to notice that the
voltage-mode operational amplifier is not necessarily the best solution to all analogue
circuit design problems. New research findings regarding current-mode signal pro-
cessing using current-conveyors were presented. Furthermore, a commercial product
became available: the current-feedback operational amplifier [1, 8]. The high slew
rate and wide bandwidth of this amplifier resulted in its popularity in video amplifier
applications.
Most reported current-conveyors and current-feedback operational amplifiers rely
on the complementary bipolar process technology. In order to realise current-mode
circuits with the less expensive CMOS-technology, different circuit topologies and op-
eration principles are required. In 1988 the principle of a MOS current copier was pre-
sented [9], which enabled sampled data analogue circuits using only MOS-transistors.
In 1989 the switched-current (SI) principle was presented [5]. The SI-circuits represent
an alternative to the switched-capacitor (SC) circuits that do not need linear capacitors.
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SI-circuits can therefore be realised with a standard digital CMOS-process. Several
improvements to this circuit technique have been presented, for example the second
generation SI-integrator [10] and the S2I-technique [11] to reduce current memory
errors with a two-step sampling method.
Following the introduction of sampled-data signal processing using current-mirrors
continuous-time filter realisations based on current-mirrors were also reported [12,13,
14]. Furthermore, various proposals for a CMOS current-mode operational amplifier
have been published, either with a differential input and single-ended output [15] or
with a single-ended input and differential output [16].
1.4 Adjoint principle
As a wide range of voltage-mode analogue circuits already exist, a straight forward
method of converting these voltage-mode circuits to current-mode circuits would be
very useful. In such a method a circuit using voltage amplifiers and passive compo-
nents is converted into one that contains current amplifiers and passive components.
An ideal voltage amplifier has infinite input impedance and zero output impedance,
while an ideal current amplifier has zero input impedance and infinite output impedance.
Consequently, direct replacement of a voltage amplifier with a current amplifier will
lead to different circuit behaviour.
A voltage-mode circuit can be converted into a current-mode circuit by construct-
ing an interreciprocal network by using the adjoint principle [1, 17]. According to this
principle, a network N is replaced with an adjoint network Na, the voltage excitation is
interchanged to a current response, and the voltage response is interchanged to a cur-
rent excitation, as demonstrated in Figure 1.1. Thus, the resulting transfer functions of
these two networks N and Na are identical:
Hv(s) =
vout
vin
=
iout
iin
= Hi(s). (1.1)
The networks N and Na are thus said to be inter-reciprocal to one another. When the
networks N and Na are identical, for example in the case of passive networks, the
networks are said to be reciprocal.
Since all passive networks are reciprocal, all passive circuit elements have them-
selves as their adjoint elements i.e., passive elements are inter-reciprocal. In order to
maintain identical transfer functions for both the original network N and the adjoint
network Na the impedance levels in the corresponding nodes of both networks should
be identical. Therefore, the signal flow is reversed in the adjoint network and a voltage
source is converted to a current sensing element as they both behave as short circuits.
Similarly, a voltage sensing element is converted to a current source. A list of circuit
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Figure 1.1 Interreciprocal networks N and Na.
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Table 1.1 Some circuit elements with their corresponding adjoint elements.
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elements and their adjoint elements are presented in the Table 1.1.
In addition, controlled sources can be converted with the same principles: the sig-
nal flow is reversed and the impedance level is kept the same. In this way, a voltage
amplifier is converted to a current amplifier and a current amplifier is converted to a
voltage amplifier, respectively. However, since transresistance and transconductance
amplifiers are inter-reciprocal, networks containing only transresistance or transcon-
ductance amplifiers and passive elements differ only in signal direction and type.
The adjoint principle can also be applied to transistor level circuits. In this case,
a bipolar transistor in a common-emitter amplifier configuration is inter-reciprocal to
itself and the common-collector amplifier configuration has the common-base con-
figuration as its adjoint. Converting a voltage-mode bipolar transistor circuit to a
current-mode MOS-transistor circuit could be beneficial as it minimises the use of
source-follower stages which have poor low-voltage performance due to the bulk-
effect. Bipolar transistor circuits are conventionally constructed of common-emitter
and common-collector amplifier stages and the resulting MOS-transistor adjoint cir-
cuit is constructed of common-source and common-gate amplifier stages.
1.5 Scope of this book
Because the development of new integration technologies is driven by the needs of
digital integrated circuit design, deep-submicron CMOS technologies will be the main
integration technology in the near future. Furthermore, because the high density of
integration leads to low supply voltages, digital circuits will no longer benefit from
the use of bipolar transistors. Consequently, the significance of BiCMOS integration
technology is diminishing. Thus, in this work, predominantly standard low-cost n-well
CMOS-processes are used to realise the developed current-mode circuits and different
circuit topologies. Certain circuits have been realised with BiCMOS-processes with
only npn-type vertical bipolar transistors, as a simple bipolar add-on to an analogue
CMOS-process may yet remain a commercially feasible option long after the more
specialised complementary BiCMOS-processes become too expensive to develop.
In this book we concentrate on the design of linear current-mode amplifiers and on
different linear and non-linear signal processing applications utilising these amplifiers.
Such applications are comparable to signal processing techniques based on voltage-
mode operational amplifiers. Therefore, a circuit designer familiar with circuit design
with voltage-mode operational amplifiers would be able to see the analogy between
current- and voltage-mode amplifiers and would be able to choose between both design
methodologies in integrated circuit design.
This book does not cover the entire field of current-mode circuit design, which
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is extensive indeed. One such current-mode design technique is the translinear circuit
principle, originally developed by Barrie Gilbert for synthesis of non-linear signal pro-
cessing functions by bipolar integrated circuits [18] and extended to MOS integrated
circuits that use transistors operating in weak inversion or in saturation [19]. However,
in Chapter 7 logarithmic amplifiers are discussed as an example of non-linear signal
processing with current amplifiers. Although logarithmic amplifiers do not belong to
the category of translinear circuits, certain translinear circuit techniques can be used
in conjunction with such amplifiers, for example in post-processing of the logarithmic
output signal. Neither the log-domain filters [4] nor other dynamic translinear circuits
is covered in this book because such circuit techniques are best suited to bipolar inte-
grated circuits or micropower MOS integrated circuits which are beyond the scope of
this book.
Since 1968, a confusing amount of different current-mode building blocks have
been proposed. Consequently, the most significant current-mode building blocks are
reviewed and compared in Chapters 3 and 4. As many of these current amplifiers op-
erate without any global feedback, the linearity of the amplifier becomes an important
design parameter. Consequently, the distortion mechanisms of different current ampli-
fier topologies are discussed in detail. Current-mode amplifier macromodels are also
discussed in Chapters 3 and 4 as they are an important tool in evaluating amplifier
performance in different applications.
The input voltage-to-current and output current-to-voltage conversions play an im-
portant role in all current-mode signal processing systems and are discussed in Chap-
ter 5 together with various differential to single-ended and single-ended to differen-
tial conversion techniques. Several design examples, with experimental results, are
included in order to demonstrate the performance of the enhancement techniques dis-
cussed. Similarly, the noise in current-amplifiers is discussed as the noise behaviour
of the system is strongly linked to the input interface.
As an application example, active continuous-time filter realisations using current-
amplifiers are discussed in Chapter 6. In addition, first conventional active filter tech-
niques based on voltage-mode amplifiers are reviewed. Subsequently, different active
filter techniques based on current-conveyors are reviewed. Furthermore, three differ-
ent methods for implementing active continuous-time filters using high-gain current-
conveyors are presented. Finally, two high-gain current-conveyors based continuous-
time filter chips are designed and fabricated and the filter design procedure and the
resulting filter performance is discussed in detail.
In addition, switched-current (SI) filters designed and fabricated by the author [20]
are presented. However, in this book only continuous-time applications are thought of
as representing an introduction to the sampled-data signal processing and a discus-
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sion of the differences between current-mode and voltage-mode sampled-data signal
processing techniques would make this book too long.
In Chapter 7 two different logarithmic amplifier operating principles are discussed.
Two logarithmic amplifiers are designed and fabricated using current amplifiers and
other current-mode circuitry. These two design examples serve to demonstrate that
efficient logarithmic amplifier realisations can be designed with both operating princi-
ples using current-mode design techniques.
1.6 Contributions by the author
Chapter 2 comprises a review of different CMOS current-mirror and current buffer
topologies. These circuits are already discussed in most textbooks on integrated circuit
design. However, they discuss only the static nonlinearities or do not to cover the
nonlinearity of the circuits at all. The dynamic nonlinearity of simple current-mirrors
and current-buffers is also covered in the literature [21,22,23]. However, the dynamic
nonlinearity of only two cascode current-mirror topologies are published earlier [23].
Therefore, the distortion performance comparison of a wide range of different current-
mirror and current buffer topologies cannot be found elsewhere.
In Chapter 3 various current-conveyors are reviewed and their nonidealities dis-
cussed. As these amplifiers operate without feedback, the nonlinearities of the re-
viewed amplifier topologies are also discussed in detail. Push-pull class-AB topolo-
gies are often used to improve the linearity and current-drive capabilities of current-
conveyors. Again, only static nonlinearities are derived for these amplifiers in publica-
tions [24,25,26]. Because of the discontinuous large signal operation, it is very difficult
to derive exact equations for the dynamic distortion of the push-pull amplifiers. How-
ever, with rather simple calculations in Appendix B, in addition to simulation exam-
ples, it is shown that push-pull conveyors have no advantage over simple class-A con-
veyors when the high-frequency distortion performance is considered. Furthermore,
as a consequence of the low supply voltages required with modern CMOS-processes,
differential conveyors always perform better than push-pull conveyors.
In Chapter 3 an enhanced macromodel for the second-generation current-conveyor
is presented. This model was published by the author in 1992 [27]. The linear nonide-
alities of the second-generation current-conveyor can also be compactly expressed by
modifying the ideal matrix representation into a nonideal conveyor matrix published
by the author in [28]. This nonideal conveyor matrix helps the derivation of the macro-
model parameters from any transistor level implementation of a current-conveyor. This
conveyor macromodel is also successfully used to predict the CMRR performance of
the current-conveyor based instrumentation amplifier [29], also published in [28].
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High-gain current-mode amplifiers utilising feedback are reviewed in Chapter 4.
As most of these feedback amplifiers use a current-conveyor at the input stage, the lin-
ear nonidealities are derived using the conveyor macro-model in the calculations. The
dynamic nonlinearities of the amplifiers discussed are derived with the same method
as in [30] and compared with the dynamic nonlinearities of voltage-mode CMOS op-
erational amplifiers derived in Appendix C. The theory shows that comparable distor-
tion performance to voltage-mode operational amplifiers can be obtained with current-
mode feedback amplifiers. However, the distortion in the current-mode feedback am-
plifiers discussed is almost independent of output load, whereas in most voltage-mode
CMOS operational amplifiers the linearity is severely degraded by the load impedance.
The concept of a high-gain current-conveyor (CCII∞) described in Chapter 4.4 is
not new [1, 31]. The earlier bipolar transistor realisations of this amplifier type were
quite complex. This amplifier, therefore, is not widely dealt with in the literature.
However, the CMOS realizations of the high-gain current-conveyor are actually very
simple as the examples in Chapter 4 show. Similar amplifier realisations are also pub-
lished by the author in [32, 33, 35].
In addition, the settling behaviour of current-mode operational amplifiers and high-
gain conveyors are compared to voltage-mode operational amplifiers. Using class-AB
input structures the slew rate of the current-mode amplifiers is very large. However,
the calculations show that, even with class-A input structures, a full power bandwidth
comparable to the amplifier bandwidth is easily achieved with current-mode feedback
amplifiers, while with voltage-mode operational amplifiers the scaling of the CMOS-
technology makes reaching the same design goal increasingly difficult.
In Chapter 5 practical issues involved in designing current-mode systems are dis-
cussed. Similarly, methods to further enhance the performance of differential current-
conveyor circuits are investigated and a part of these results are published in [28].
Similar techniques are also used in a patent by the author [34]. The noise generation
mechanisms of different current-mode amplifiers are also presented in this chapter.
However, this is primarily a review of existing publications.
Chapter 6 deals with design issues of continuous-time active filters using current-
mode techniques. The review of existing continuous-time active filter realisations
demonstrates that current-conveyor like circuit structures are often used, although
these circuits are not referred to as current-mode building blocks. The dynamic non-
linearities of current-mirror based integrators [13,14] are derived in Appendix D since
only static nonlinearities for these circuits have previously been reported. The derived
equations, along with the results of earlier chapters, demonstrate that single-ended
current-mirror based filters in particular are strongly non-linear.
As a consequence of the limitations of simple current-mirror based active filters,
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a linearised transconductor suitable as an output stage for a differential high-gain
current-conveyor is presented in Chapter 6. Based on this circuit principle developed
by the author two filter chips are designed and the results are also presented elsewhere,
in [36, 37]. This circuit principle was also later used as a post-filter in a direct digital
synthesis chip [38,39]. However, in this case the work was none by other people while
the author supervised the filter design.
The first logarithmic amplifier design in Chapter 7 uses a BiCMOS implementation
of a CCII∞ with a non-linear diode feedback. This circuit implementation demon-
strated that a high-gain current-conveyor could maintain an almost constant closed-
loop bandwidth of up to a 60 dB closed-loop gain. This logarithmic amplifier is earlier
reported in [33, 35].
In Chapter 7 includes a discussion of low voltage CMOS logarithmic amplifiers
based on the piece-wise approximation of the logarithmic behaviour by cascaded lim-
iting amplifier stages. As reported, pseudologarithmic CMOS amplifiers based on lim-
iting voltage amplifiers [40,41] show significant sensitivity to temperature and process
variation. Thus, a pseudologarithmic amplifier based on a limiting current amplifier is
designed and fabricated instead. The results of this circuit are also reported in [42].
The pseudologarithmic amplifier that was designed also uses a novel CMOS im-
plementation of a current peak detector. This circuit can operate with a lower supply
voltage than the other current peak detector described [43]. Furthermore, this cir-
cuit operates correctly even with bi-directional input currents and has a large dynamic
range. Additionally, the problems in implementing an accurate and controllable dis-
charge time constant in the current peak detector is discussed and a working solution
to in this previously unsolved problem is presented. This work is reported earlier
in [42, 44].
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Chapter 2
Basic current amplifiers
In this chapter, different basic current amplifier topologies are discussed. With these
amplifiers, more complicated current-mode amplifiers are constructed in the CMOS
integration technology. There are two types of basic CMOS current amplifiers: invert-
ing and noninverting current amplifiers. The inverting current amplifiers are realised
with different current-mirror topologies whereas the noninverting current amplifiers
are either realised with two cascaded current-mirrors or with a one-transistor ampli-
fier stage in a common-gate configuration. Furthermore, it is well know that, with
a common-gate amplifier stage, only unity gain noninverting current amplifiers, i.e.
current buffers, can be realised. Therefore, the basic current amplifiers involved are
different realisations of current mirrors and current buffers.
Basic amplifier building blocks such as current-mirrors have already been dis-
cussed in much of the literature on analogue integrated circuit design [1, 2, 3]. As
these textbooks assume that the basic amplifiers are used to construct high gain volt-
age amplifiers, an essential nonideality for current amplifiers is omitted: distortion.
When current signals are assumed rather than the traditional voltage signals several
assumptions that have been made in the literature are not valid or at least have a differ-
ent significance. Therefore, in this chapter is evaluated which mechanisms in practice
dominate the dynamic range of these current amplifier building blocks. As signal
frequencies increase, different mechanisms begin to dominate the operation of the am-
plifier and consequently the amplifier nonidealities are analysed at both high and low
frequencies.
One such basic amplifier building block is however not included in this chapter:
the differential amplifier stage, also known as the source-coupled pair. The reason for
this omission is that this building block has very limited application in current-mode
signal processing, which typically involves gain boosting of a local feedback loop. As
this amplifier stage is now used as a traditional voltage amplifier, the same assumptions
as those already mentioned in the literature [1, 2, 3] also apply here. In certain cases,
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as with the circuit topology depicted in Figure 2.16b, the topology may only resemble
a source coupled pair, but in practise its operation is completely different.
2.1 Current-mirror
Inverting current amplifiers with moderate and easily controlled gain can be realised
with current-mirrors. A simple realisation of a MOS current-mirror [1] is presented in
Figure 2.1. If one assumes that the transistors operate in the saturation region (vDS >
vGS −VT ), so that the drain current equation is iD = µoCoxW2L (vGS−VT )2 (1 + λvDS) ,
where the parameters are:
µo surface mobility of the channel,
Cox = εoxtox gate oxide capacitance density,
W effective channel width,
L effective channel length,
VT threshold voltage,
λ channel length modulation parameter.
Then, if the effect of source and load impedances is first neglected, the current-mirror
large signal equation shows inverting current gain proportional to the aspect ratios of
transistors M1 and M2, with certain additional dependencies
Ai =
iOUT
iIN
=−W2L1
L2W1
(
vGS−VT 2
vGS−VT 1
)2 1 + λvDS2
1 + λvDS1
µo2Cox2
µo1Cox1
. (2.1)
In the current-mirror, the process variation of the channel width W , channel length
L, mobility µo, and oxide thickness tox produce linear gain error comparable to the
variation of the resistor ratio errors in the closed loop operational amplifier circuits.
ioutiin
is rs
IB1 IB2
M2M1
VDD
VSS
rl
Figure 2.1 Inverting current amplifier with a simple MOS current-mirror.
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Other parameters in the current gain equation likewise have an effect on the circuit
nonlinearity and are discussed in detail in the following sections.
2.1.1 Nonidealities due to the channel length modulation
In addition to the random process variation, finite input and output impedances have
a significant effect on the gain accuracy. The small-signal input impedance of the
inverting current amplifier depends on the transconductance of the input transistor M1
rin ≈ 1gm1 =
1√
2µo1Cox1 W1L1 IB1
, (2.2)
and the small-signal output impedance depends on the drain-source conductance of the
output transistor M2, accordingly
rout ≈ 1gds2 =
1
λIB2
. (2.3)
In modern sub-micron CMOS processes the gm/gds ratio is less than 100 and conse-
quently a significant gain error results when more of these current amplifier stages are
cascaded. This gain error is usually reduced by increasing the output impedance using
different cascode mirror topologies rather than the simple two transistor current-mirror.
Three different cascode current-mirror topologies are presented in Figure 2.2. The
simplest uses only one more transistor at the output that can be biased quite freely
(Figure 2.2a). In this case, however, the drain-source voltages vDS1 = vGS and vDS2
are different and gain error may result. Moreover, these drain voltages are signal de-
pendent and thus the channel length modulation λ, which continuously increases as
progressively shorter channel length devices are introduced, can additionally produce
significant amount of distortion. Therefore, topological improvements must be made
in the current-mirror in order to maintain the drain-source voltages vDS1 and vDS2 as
equal as possible.
This is achieved by using other cascode current-mirror topologies rather than the
simple current-mirror or the cascode current-mirror of Figure 2.2a. In the circuit of
Figure 2.2b, an additional current-mirror constructed of transistors M3 and M4 is added
on top of the original current mirror in order to force the drain voltage vDS2 of the
transistor M2 equal to vDS1 = vGS [1]. Unfortunately, this reduces significantly the
input and output voltage ranges and thus the minimum supply voltage of the circuit is
quite high. It is therefore better to add the cascode transistors, M3 and M4, directly to
the drains of both mirror transistors, M1 and M2, as presented in Figure 2.2c and bias
the cascode transistors with an additional voltage so that the drain voltages vDS1 and
vDS2 are slightly above the saturation voltages of the mirror transistors M1 and M2, in
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Figure 2.2 Different cascode current-mirror topologies. (a) A simple three transistor cascode
current-mirror. (b) A simple four transistor cascode mirror [1]. An enhanced current-mirror
capable of operating with low supply voltages [4, 5].
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all signal conditions [4, 5].
If β = µoCox WL , λ and VT of all of the transistors in the three current mirror circuits
are assumed equal, so that the drain-source voltages of transistors M1 and M2 are the
only unmatched parameters, the output current iOUT equals
iOUT =−1 + λvDS21 + λvDS1 iIN ≈−iIN−λ(vDS2− vDS1) iIN . (2.4)
Although this equation is an approximation, the distortion of these three cascode cur-
rent mirrors can be compared with adequate precision. Furthermore, the drain-source
voltages vDS1 and vDS2 of the main mirror transistors M1 and M2 can be expressed as a
function of the small signal input current iin with additional constants that depend on
the mirror topology
vDS1 ≈ VDS + iINgm , (2.5)
vDS2 ≈ VDS + ∆VDS + aiINgm . (2.6)
For the current-mirror of Figure 2.2a, the constant a is approximately −1 because the
drain-source voltage vDS2 drops as the output current increases. With this topology the
static difference of the drain-source DC-voltages, ∆VDS, can be relative high depending
on the cascode transistor bias voltage. For current mirrors of Figures 2.2b and c, the
constant a is approximately 1 and ∆VDS is only a few millivolts.
Given these assumptions, the output current can be now expressed as
iOUT =−iin (1 + λ∆VDS)− i2in
λ
gm
(1−a) . (2.7)
This equation demonstrates that the drain-source DC-voltage mismatch term b pro-
duces only gain error as the term a has a significant effect on the current-mirror dis-
tortion. If the input signal is rewritten as iin = ˆisin(ωt), where ˆi is the current signal
amplitude and ω the signal frequency, the second order harmonic distortion of the
mirror can be solved:
HD2(λ) = λ
ˆi
2gm
(1−a) = mgds
gm
1−a
2
, (2.8)
where m = ˆiIB is the modulation index. If we assume a moderate modulation index
m = 0.2 and a modern submicron CMOS process, where the gmgds ratio may be as low
as 40, the distortion of the three transistor cascode current-mirror of Figure 2.2a is 0.5
%, while in both four transistor cascode current-mirrors the distortion almost vanishes.
Therefore, the distortion arising from channel length modulation can be neglected if
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the appropriate mirror topology is selected and the main mirror transistors M1 and M2
are designed so that they have significantly longer channel lengths than the minimum
channel length. One must be careful in bias circuit design because it is easy to construct
a bias circuit where the same distortion mechanism as in the mirror of Figure 2.2a
occurs.
In practice, the λ-model used to approximate the drain-source conductance does
not work well with submicron channel lengths as the drain-source conductance is no
longer proportional to the drain current near the saturation voltage. The same is also
true in the case of drain-source voltages in the range of two volts or more. Therefore,
the λ of the two mirror transistors can be assumed to be equal only if the static differ-
ence of the drain-source DC-voltages ∆VDS is minimal. However, the final conclusion
that the effect of the channel length modulation is minimised by tracking the drain-
source voltages of the main mirror transistors is still true as, in this case, the parameter
λ can also be assumed equal for both transistors. Therefore, the use of proper cascode
topologies is even more important than the calculations may show as the parameter λ
itself can generate distortion in certain current-mirror topologies.
2.1.2 Nonidealities due to the threshold voltage mismatch
If β = µoCox WL , λ and vDS of both transistors are assumed to be equal, so that the
transistor threshold voltage mismatch ∆VT = VT 2−VT 1 is the only nonideality, then
the output current iOUT equals
iOUT =−iIN− β2 ∆V
2
T −∆VT
√
2β(iIN + IB). (2.9)
From this equation, it can be seen that the VT mismatch produces a static offset current
IOFF(∆VT ) =
β
2
∆V 2T + ∆VT
√
2βIB, (2.10)
but as the square root term is signal dependent, the VT mismatch also produces gain
error and distortion. This term can be approximated with a Taylor series
√
iIN + IB =
√
IB
(
1 +
iIN
2IB
− i
2
IN
8I2B
+
i3IN
16I3B
− 5i
4
IN
128I4B
+
7i5IN
256I5B
+ ...
)
. (2.11)
If we assume that the input signal is
iIN = ˆisin(ωt) = mIB sin(ωt), (2.12)
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where ˆi is the current signal amplitude, ω the signal frequency, and m = ˆiIB the modu-
lation index, different harmonic components can be collected√
iIN + IB ≈
√
IB
(
1 +
m
2
sin(ωt)
+
m2
16 cos(2ωt)−
m3
64 sin(3ωt)
− 5m
4
1024 cos(4ωt)+
7m5
4096 sin(5ωt)+ ...
)
. (2.13)
By using this approximation, we can solve the current gain as a function of the thresh-
old voltage mismatch from Equation (2.9):
Ai(∆VT )≈−1−∆VT
√
β
2IB
=−1− ∆VT
VGS−VT . (2.14)
This shows that the gain error depends on the saturation voltage VDSAT = VGS−VT .
For example, a threshold voltage mismatch of 5 mV produces 0.5 % gain error with a
saturation voltage of 500 mV.
The second order harmonic distortion due to the threshold voltage is
HD2(∆VT )≈ m8
∆VT
VGS−VT , (2.15)
and the third order harmonic distortion is accordingly
HD3(∆VT )≈ m
2
32
∆VT
VGS−VT . (2.16)
The above equations show that it is relatively easy to design a current-mirror that has
harmonic distortion lower than -60 dB at low frequencies. At higher frequencies, other
distortion mechanisms start to dominate the nonlinearity of the current mirror.
To test the validity of the equations, the current mirror distortion was simulated
as a function of the threshold voltage mismatch. Both a simple current-mirror and
the cascode current-mirror of Figure 2.2c are compared with the harmonic distortion
equations (2.15) and (2.16) in Figure 2.3. In the simulations, Level 2 Spice-models
of a 1.2µm CMOS-process are used; the aspect ratio of the mirror transistors M1 and
M2 is 100µ/5µ while the aspect ratio of the cascode transistors M3 and M4 is 100µ/2µ.
The saturation voltage of the mirror transistors is approximately 300 mV and the mod-
ulation index is 0.2. In order to avoid high frequency nonidealities in the simulations,
the input signal frequency is only one Hz.
The simulations show that, in the cascode current-mirror, the threshold voltage
mismatch is almost the only distortion mechanism present at low frequencies. For
the simple current-mirror, the gm/gds ratio is approximately 167 and thus the second
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Figure 2.3 Simulated low frequency distortion of a simple and a cascode current mirror as a
function of the threshold voltage mismatch. The mirror transistor VDSAT is approximately 300
mV and the cascode mirror uses the topology of Figure 2.2c. The input signal frequency is one
Hz and the modulation index is 0.2.
order distortion due to the channel length modulation is approximately 64 dB, which
is in the same range as the threshold voltage mismatch distortion. The two distortion
mechanisms either cancel out or sum up, depending on the sign of the threshold mis-
match. Besides, the threshold mismatch distortion alone predicts quite well the level
of distortion also in the simple current-mirror case.
2.1.3 High frequency nonidealities
Linear effects
The small-signal equivalent circuit of the simple MOS current-mirror of Figure 2.1
is presented in Figure 2.4. In this schematic, the capacitance Cin consists of the gate
capacitances of the mirror transistors, M1 and M2, and all other parasitic capacitances
in the current-mirror input node, excluding the gate-drain capacitance Cgd2 i.e. the
Miller-capacitance. In order to minimise the inaccuracies arising from the threshold
voltage mismatch, the mirror transistors usually have relatively large gate areas and
therefore the gate-source capacitances are the dominant capacitances and consequently
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Figure 2.4 The small-signal equivalent circuit of the simple current mirror.
the input capacitance can be approximated as
Cin ≈Cgs1 +Cgs2 = 23CoxW1L1 (Ai + 1) , (2.17)
where Ai ≈−W2L1L2W1 and L1 = L2.
When the current-mirror is driving another current-mirror, the load conductance
gl in the output admittance yl = gl + sCl is comparable to gm1 and similarly the load
capacitance Cl is comparable to the mirror input capacitance Cin. Furthermore, all ca-
pacitances at the output other than Cgd2 are included in the load capacitance Cl and
thus the minimal effect of the drain diffusion capacitances of the output mirror tran-
sistor and the output current source is omitted. Hence, we can assume the gate-drain
capacitance Cgd2 to be far smaller than the capacitances Cin and Cl . As the drain-source
conductances gds1 and gds2 are also much smaller than the transconductances gm1 and
gm2 and the load conductance gl , the current-transfer function can be approximated as
iout
iin
≈ gm2
gm1
(
1 + sClgl
)(
s
Cgd2
gm2 −1
)
1 + s
(
Cin
gm1 +
gm1Cl+gm2Cgd2
gm1gl
)
+ s2 CinClgm1gl
. (2.18)
With current gains close to one, the pole and the zero due to the load capacitance
cancel each other resulting in a first order transfer function with a pole at
p0 =
gm1
Cin
, (2.19)
and a zero at
z0 =− gm2Cgd2 . (2.20)
The right half-plane zero does not contribute a great deal to the amplitude response
near the corner frequency. Furthermore, the relatively insignificant Miller effect can
be reduced even further if cascode current-mirror topologies are used. Therefore, the
corner frequency can be expressed as a function of device dimensions and bias current
ω0 ≈ 3Ai + 1
√
µ0IB1
2CoxW1L31
, (2.21)
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if the Miller effect is neglected. The equation shows that there is a similar trade-off
between gain and bandwidth as with operational amplifiers. In this case, however,
the frequencies are much higher. As the corner frequency is strongly dependent on
the channel length, there is a strong trade-off between bandwidth and gain accuracy
as well as bandwidth and distortion. With high current gains, the Miller effect in the
simple current-mirror reduces the bandwidth more than is indicated in Equation 2.21,
as the capacitance Cgd2 is proportional to W2 and Ai, whereas the transconductance gm2
is only proportional to the square root of W2 and Ai.
Certain cascode current-mirror topologies, such as the low voltage cascode current-
mirror in Figure 2.2c, may reveal a degree of peaking of the current gain near the cor-
ner frequency, as the input mirror transistor M1 and the input cascode transistor M3
form a feedback loop with a second order transfer function. If the cascode transistors
have the same aspect ratio as the mirror transistors, the non-dominant pole frequency
is still twice the dominant pole frequency or even more. Moreover, the cascode tran-
sistors should have larger aspect ratios than the mirror transistors in order to maintain
good biasing conditions for larger signal variations. Furthermore, the threshold volt-
age mismatch of the cascode transistors has very little effect on the mirror accuracy.
Consequently, minimum channel lengths can be used for the cascode transistors, as is
not the case with mirror transistors. As a result, the non-dominant pole is shifted even
further and thus, in properly designed cascode current-mirrors, the cascode transistors
have a negligible effect on the frequency response.
Nonlinear effects
Although the frequency response is flat below the corner frequency, the parasitic ca-
pacitances start to generate a significant amount of distortion even at relatively low
frequencies. As the signal frequency increases, the input parasitic capacitances gradu-
ally start to convert the non-linear input voltage vIN into a non-linear current iC1 [6,7].
Consequently, the large signal output current equation for high frequencies can be ap-
proximated for the simple current-mirror as [8]
iOUT =−iIN + iC1 =−iIN +CIN dvINdt . (2.22)
For the cascode current mirror of Figure 2.5b, the parasitic capacitances CD1 and CD2
generate distortion in the same way as the input capacitance CIN . However, the cur-
rents iC2 and iC3 cancel each other out because the parasitic capacitances at the mirror
drain nodes, in addition to the cascode transistor transconductances, are well matched.
Therefore, the same output current equation is also valid for the low voltage cascode
current-mirror.
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Figure 2.5 High frequency effects (a) in a simple current-mirror and (b) in a low voltage
cascode current-mirror.
At signal frequencies significantly lower than the mirror pole frequency ω0 = gmCIN ,
it can be assumed that the current flowing through the gate capacitance is merely a
fraction of the input current, so that it does not affect the mirror input voltage vIN .
As the gate-source capacitance is relatively linear in the saturation region, it can be
assumed that the derivative of the mirror input voltage dvINdt is the only non-linear ele-
ment of the large signal current equation. Therefore, the nonlinear output current can
be approximated
iOUT =−iIN +CIN
√
2β ddt
√
iIN + IB. (2.23)
If the term
√
iIN + IB is approximated with a Taylor-series of Equation (2.11) and after
substituting iIN = ˆisin(ωt), as in Equation (2.13), the equation can be derived and used
to calculate harmonic distortion arising from the input capacitance. The second order
harmonic distortion is
HD2(CIN)
∣∣∣∣∣
ω<ω0
≈ 1
4
m
ω
ω0
, (2.24)
where m = ˆiIB . Accordingly, the third order distortion is
HD3(CIN)
∣∣∣∣∣
ω<ω0
≈ 332m
2 ω
ω0
. (2.25)
At signal frequencies significantly above the mirror pole frequency ω0, the input
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capacitance CIN dominates the input impedance and thus the input voltage can be ex-
pressed as
vIN = VT +
√
2IB
β +
1
CIN
∫
iINdt
= VT +
√
2IB
β −
mIB cos(ωt)
ωCIN
. (2.26)
By substituting this into the output current equation iOUT = β2 (vIN−VT )2 and collect-
ing different harmonic components, one arrives at
iOUT = −ω0mIB
ω
cos(ωt)+
ω20m
2IB
8ω2 cos(2ωt)
+
ω20m
2IB
8ω2 + IB. (2.27)
The equation shows that there is ideally exclusively second order distortion present,
which equals
HD2(CIN)
∣∣∣∣∣
ω>ω0
=
1
8m
ω0
ω
. (2.28)
Because the region near the pole frequency cannot easily be solved1, it is approxi-
mated by combining Equations (2.24) and (2.28) as if they where parallel connected
impedances:
HD2(CIN) ≈
((
HD2(CIN)
∣∣∣
ω<ω0
)−1
+
(
HD2(CIN)
∣∣∣
ω>ω0
)−1)−1
=
1
4
mωω0
2ω2 + ω20
. (2.29)
If these harmonic distortion equations are combined with the threshold mismatch
harmonic distortion equations (2.15) and (2.16), we can obtain a reliable estimate of
nonlinearity for all current-mirror topologies that are not sensitive to channel length
modulation. The second order harmonic distortion can thus be expressed as
HD2 =
m
8
√(
∆VT
VGS−VT
)2
+
(
2ωω0
2ω2 + ω20
)2
, (2.30)
1These distortion components can be calculated in the whole frequency range numerically or symbol-
ically using Volterra series method. In any event, the distortion levels can also be predicted accurately
enough with simpler methods. Furthermore, we are not interested in absolute accuracy because in real
circuits there are still many other phenomena which limit the accuracy more than the conventional math-
ematical methods.
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Figure 2.6 Simulated and theoretical second and third order harmonic distortion of a cascode
current-mirror of Figure 2.2c with a input signal modulation index of 0.2. The cascode mirror
is simulated with two different cascode sizes 100µ/5µ and 100µ/2µ.
and the third order harmonic distortion as
HD3 = m
2
32
√(
∆VT
VGS−VT
)2
+
(
3ω
ω0
)2
. (2.31)
This equation is valid only at frequencies below ω0 as there is no third order distortion
present in Equation (2.27).
To test the validity of the distortion equation, the calculated distortion was plotted
against simulated distortion in Figure 2.6. In the simulations, the cascode current-
mirror topology of Figure 2.2c was used. In the simulations the Level 2 Spice-models
of a 1.2µm CMOS-process were used and the aspect ratio of the mirror transistors M1
and M2 was 100µ/5µ and the aspect ratio of the cascode transistors M3 and M4 was
either 100µ/5µ or 100µ/2µ. A threshold voltage mismatch of 5 mV was assumed and
the saturation voltage of the mirror transistors was approximately 300 mV. In the cal-
culations the ω0 ≈ 2pi56 MHz was extracted from the operating point simulation data,
which led to a different value for the dominant pole ω0 than the -3 dB corner frequency
extracted from the AC-analysis as this slightly varies with the mirror topology.
The simulated distortion of the simple mirror agrees well with the theoretical dis-
tortion but after the pole frequency ω0 other distortion generation mechanisms such as
nonlinear drain and source diffusion capacitances begin to affect the simulated distor-
tion. With the cascode current-mirror, there is a significant increase in the simulated
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Figure 2.7 Simulated and theoretical second and third order harmonic distortion of a cascode
current-mirror with added input capacitance so that the pole frequency is ω0 = 2pi10 MHz. The
current mirror uses the topology of Figure 2.2c with a input signal modulation index of 0.2 and
cascode mirror aspect ratio of 100µ/2µ.
distortion near the corner frequency. Although the distortion currents iC2 and iC3 be-
cause of the parasitic capacitances CD1 and CD2 cancel each other well below the pole
frequency ω0, this assumption is no longer valid near ω0 as the input transistors form
a feedback loop and the output transistors do not. As the currents iC2 and iC3 de-
pend on the frequency in the same way as iC1, the distortion peak can be shifted up
by minimising the cascode transistor channel length. Furthermore, the peaking of the
current gain near ω0 increases the signal amplitude and consequently distortion, but
the peaking decreases as the cascode transistor channel lengths are decreased. When
an extra capacitance of 6.6 pF is added at the input of the cascode current-mirror, so
that ω0 ≈ 2pi10 MHz, the simulated distortion in Figure 2.7 agrees well with theory.
Yet the distortion peaks due to the parasitic capacitances CD1 and CD2 are clearly seen.
The second order distortion of equation (2.30) can be presented as function of the
normalised frequency ωω0 and the modulation index m in a three dimensional graphical
form. A contour plot representation of the three dimensional graph is presented in
Figure 2.8 which shows that a distortion level below -40 dBc is maintained with a
modulation index of 0.1 at high frequencies. On the other hand, at frequencies 30
times below ω0, the distortion level below -40 dBc is maintained regardless of the
modulation index.
When the modulation index m approaches 1, the mirror transistors finally fall into
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Figure 2.8 A three dimensional plot and its contour plot of the theoretical second order har-
monic distortion of equation (2.30) as a function of the modulation index m and the normalised
frequency ω/ω0. The threshold voltage mismatch is five mV and the saturation voltage is 300
mV.
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the weak inversion region at negative input current peaks. Moreover, in the low volt-
age current-mirror, either the input cascode transistor or both mirror transistors may
fall into the triode region if the cascode transistors are not properly biased or their as-
pect ratio is too small. For these reasons, this three dimensional plot is no longer valid
as the modulation index reaches 1. However, this three dimensional plot depicts the
minimum distortion that is always present in a MOS current-mirror operating in strong
inversion. As the cascode transistors add their own distortion peaks in the current mir-
rors, this minimum distortion is not easy to reach near ω0 and if even lower distortion
levels are required, a better circuit topology or a transistor with a better linearity must
be found.
2.1.4 Distortion reduction methods
As the high frequency distortion depends only on the modulation index m and the nor-
malised frequency ω/ω0, we can reduce the high frequency distortion only by increas-
ing the bandwidth or decreasing the maximum modulation index, which is realised
only by increasing the bias current. However, there are at least three different possibil-
ities to further reduce the high frequency distortion. The first method is to reduce the
nonlinearity of transistor transconductance by deploying special circuit techniques.
The second method is to reduce the non-linear current, either by lowering the input
impedance or by reducing the input capacitance. The third method is to cancel the
non-linear current by using a replica current.
Transconductance linearisation
The transconductance can be linearized by source-degeneration or by biasing the main
mirror transistors in the linear region rather than the saturation region. The source
degeneration method involves adding a resistance in series to the transistor source.
This method is simple to realise and it has an additional advantage: sensitivity to the
threshold voltage mismatch is reduced. The output impedance of the current-mirror
is increased by source degeneration but the input impedance is similarly increased.
Current-mirror topologies optimised for a low voltage operation, using triode region
transistors as source degeneration resistors, have been published [9,10]. Unfortunately,
these topologies are relatively complicated and thus their high frequency performance
is not comparable to simple current mirrors.
As biasing the mirror transistors in the linear region results is a drastic lowering of
the mirror output impedance, regulated cascode structures described in more detail in
Section 2.2 are sometimes used in current-mirrors, as reported in [11, 12, 13]. More-
over, these topologies are relatively complicated and thus have low distortion only at
low frequencies. Furthermore, in all regulated cascode current-mirrors, the dominant
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low frequency distortion mechanism remains the distortion due to the threshold volt-
age mismatch as in all other current-mirror topologies. Thus, the full potential of the
regulated cascode technique is not utilised in current-mirror applications.
Another, albeit relatively theoretical, way to reduce the nonlinearity of the transcon-
ductance is to increase the bias current and thus also the transistor gate voltages, so
that the iD versus vGS characteristic becomes linear as a result of mobility degradation.
Nevertheless, this does not lead to a reliable or to a power efficient realisation. How-
ever, if we have to process very large currents the high frequency distortion may not
be as bad as the calculations earlier have shown.
Nonlinear current reduction
The input impedance can be lowered and the input capacitance decreased simultane-
ously by isolating the mirror transistor gates and the input node with an external ampli-
fier stage. The additional amplifier stage adds more poles to the input feedback path.
Stability problems will occur and all successful compensation methods will reduce the
loop gain at high frequencies and increases the input node capacitance. Unfortunately,
this additional gain is only needed near the corner frequency and thus the non-linear
current is reduced only slightly or not at all. Therefore, reducing the nonlinear current
by decreasing the input capacitance or input impedance is probably possible only in
BiCMOS technology, when very large MOS current-mirror transistors are buffered by
a wide band bipolar amplifier.
Nonlinear current cancellation
There remains the non-linear current cancelling method. At high frequencies the cur-
rent flowing through the gate-source capacitance in MOS-transistor circuits is a simi-
lar nonideality as the base current in bipolar circuits. This nonideality is decreased in
bipolar integrated circuits, for example by the Wilson current-mirror. So the MOS ver-
sion of the Wilson current mirror and the enhanced Wilson current mirror [2] in Figure
2.9a have several times lower high frequency distortion than the mirror topologies of
Figure 2.2. This replica current method can also be utilised in the low voltage cascode
current mirror by adding a MOS-capacitor to the drain of the input mirror transistor
M1 as shown in Figure 2.9b [8]. Unfortunately, such non-linear current cancellation
is difficult to realise in practice while the input capacitance depends on the intercon-
nection capacitances and on the parasitic capacitances of the signal source or driving
amplifier stage.
In Figure 2.10 the two current-mirror topologies using the non-linear current can-
cellation are compared to the normal low-voltage cascode current mirror using cascode
transistors with the aspect ratio of 100µ/2µ. The device sizes of both mirror topologies
32 Basic current amplifiers
M1
iin
VSS
VDD
iout
M4
IB1 IB2
M3
M2
(a)
VDD
iout
M4
M6
iin
M1
IB3 IB1 IB2
M3
VSS
VB
M5
M2
(b)
Figure 2.9 Cascode current-mirror topologies which cancel out the high frequency distortion
due to the input capacitance. (a) Enhanced Wilson current-mirror. (b) Distortion compensation
with an additional capacitance [8].
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Figure 2.10 Simulated distortion (modulation index m = 0.2) of an enhanced Wilson current-
mirror and a distortion compensated low voltage cascode current mirror compared against the
earlier presented uncompensated low voltage cascode current mirror.
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are adjusted for minimum distortion level at a frequency of 2.5 MHz. The aspect ratios
of the main mirror transistors M1 and M2 are 100µ/5µ in all mirror topologies.
The optimum distortion performance for the enhanced Wilson-mirror topology of
Figure 2.9a was found with an aspect ratio of 100µ/3.2µ for the cascode transistors M3
and M4. Larger aspect ratio is needed to compensate for the reduction of the cascode
transistor transconductance due to the bulk effect. The additional MOS-capacitor M6
in the low voltage current-mirror has its optimal value at an aspect ratio of 190µ/5µ
with 100µ/2µ cascode transistors. If cascode transistors have the same dimension as
the mirror transistors (100µ/5µ), also the MOS-capacitor should preferably have the
same dimensions, but because of the bulk effect, the minimum distortion is reached
with an aspect ratio of 140µ/5µ.
The comparison of the simulated distortions shows that the enhanced Wilson current-
mirror has significantly better distortion performance below ω0. At higher frequencies,
this topology has similar distortion performance to the uncompensated low voltage
current-mirror. The distortion compensated low voltage current-mirror does not reach
as low distortion levels as the enhanced Wilson current-mirror, even at lower frequen-
cies, and just below ω0 it has a very strong distortion peak. Therefore, this current-
mirror topology merely shapes the distortion rather than reducing the total amount of
distortion.
The optimal non-linear current cancellation depends on the bulk effect and thus the
optimal device aspect ratios depend on the cascode bias voltage and on the integration
process used. Furthermore, the input capacitance strongly depends on the stray capac-
itances of other circuits connected to the current-mirror. Therefore, these non-linear
current cancellation methods cannot be used in general purpose applications where the
same current-mirror cell is used for many different purposes. But, if we want to min-
imise the distortion arising from the threshold voltage mismatch by using very large
current-mirror transistors, it would be useful to decrease the distortion arising from the
input capacitance by means of such non-linear current cancellation methods.
2.1.5 Noise and dynamic range
The equivalent circuit for current-mirror noise behaviour is presented in Figure 2.11.
As current-mirrors have limited current gain, it is not practical to reduce all noise to
the input and thus the output current noise di2out is preferred in the calculations. The
output current noise is
di2out = A2i
(
di21 + di2B1 +
4kT
rs
d f
)
+ di22 + di2B2, (2.32)
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Figure 2.11 Noise in a simple MOS current-mirror.
where Ai ≈−W2L1L2W1 . As the current gain is moderate, the output noise sources cannot be
neglected. Furthermore, the signal source impedance rs is usually very high and thus
its contribution to the noise is usually negligible.
The noise of a MOS-transistor, including both the thermal and the 1/ f noise [2],
is
di2d =
8kT
3 gmd f +
K f
CoxWL
g2m
d f
f , (2.33)
where the coefficient K f is the flicker noise coefficient. The current sources are typi-
cally realised with low transconductance PMOS transistors and therefore the noise of
the current sources, di2B1 and di2B2, have little effect on the output noise. Furthermore,
the 1/ f noise normally makes only a minor contribution to the total wide bandwidth
noise and therefore we approximate the output current noise as
di2out ≈ (Ai + 1)
8kT
3 gm1d f . (2.34)
As the transconductance gm1 is
gm1 =
√
2µ0Cox
W1
L1
IB1 =
2IB1
VGS1−VT , (2.35)
lowering the noise level means using small aspect ratios and high gate-source volt-
ages. Furthermore, the dynamic range is maximised by using as high bias currents
as possible. This, unfortunately, increases circuit area or supply voltage (or both) yet
this applies regardless for all electronic circuits. Fortunately, at low frequencies, in-
creasing the mirror gate area decreases both the 1/ f -noise and the distortion due to VT
mismatch.
If we assume one pole transfer function for the current mirror as in equation (2.19),
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Figure 2.12 The small-signal equivalent circuit of the noise generated at the output of a cas-
code current-mirror.
its noise bandwidth is
pi
2
f0 ≈ gm14CIN , (2.36)
and thus the total integrated output noise is
iout =
√∫
∞
0
di2out |H( f )|2 d f
≈ gm1
√
(Ai + 1)
2kT
3CIN
. (2.37)
If signal frequencies are assumed to be at least two decades lower than the mirror
corner frequency, so that the maximum signal amplitude can be assumed equal to the
bias current, IB1. Furthermore, if the total input capacitance CIN and the mirror input
transconductance gm1 are expressed as a function of device dimensions and bias current
with Equations (2.17) and (2.35), the dynamic range of the simple current-mirror is
expressed as
DR≈ L1
√
IB1
2µ0kT
. (2.38)
However, if the bandwidth of interest is limited so that the noise bandwidth does not
increase with transconductance, the dynamic range increases with bias current more
rapidly than the equation shows.
The cascode transistors also contribute to the current mirror output noise but with
a different mechanism. The small-signal equivalent circuit of Figure 2.12 is used to
calculate how the noise of the output cascode transistor di24 compares with the noise of
the output mirror transistor di22. As a consequence, other noise sources are neglected in
these calculations. The total output noise generated in the output cascode and mirror
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transistor equals
di2out = di22 + di24
(
gds2 + sCs
gm4 + gds4 + gds2 + sCs
)2
, (2.39)
where Cs = Cgs4 +Cs4 +Cd2 represents the total capacitance at the cascode transistor
source node. At low frequencies, the noise of the cascode transistor is attenuated by
approximately (gds2/gm4)2 and thus this noise source can be neglected. At high fre-
quencies, the cascode transistor noise increases as a result of the parasitic capacitances
at the cascode transistor source. However, then this noise is usually attenuated else-
where in the signal path and thus the noise and dynamic range calculated for the simple
current-mirror do not change significantly for the cascode current-mirror topologies.
2.1.6 Other mirror topologies
Accurate current-mirror topologies for large signal amplitudes
Occasionally, for example in the push-pull current-conveyors discussed in the next
chapter, the current-mirrors must mirror very large current peaks compared to the bias
current. Because of the large current variation, the channel length modulation has a
considerable effect on the mirror accuracy and therefore cascode mirror topologies
sensitive to channel length modulation should be avoided. Similarly, with large cur-
rents, the basic cascode current-mirror may require too much voltage to operate with
low supply voltages.
The low-voltage cascode current-mirror earlier discussed has unfortunately one
drawback: the input transistors are difficult to keep in saturation with large current
signal amplitudes because the mirror gate voltage vGS varies with input current and the
cascode transistor M3 may fall into the triode region at negative current signal peaks if
the cascode bias voltage VB is too high. Similarly, the mirror transistors M1 and M2 can
fall into the triode region at positive current signal peaks if the cascode bias voltage VB
is too low.
The maximum current swing can be extended by using modified transistor-biasing
schemes [14] such as the cascode current-mirror presented in Figure 2.13a. In this
current-mirror, the cascode transistors are biased from the mirror input voltage with an
additional level shifter realised by a resistor. The nonlinearity of the resistor does not
degrade the distortion performance of this current-mirror. Therefore, the resistor can
be realised with a triode region MOS-transistor or a n-well resistor. However, the para-
sitic capacitances involved in such integrated resistors add to the input capacitance and
thus reduce the bandwidth of the mirror. Unfortunately, quite large resistance values
are needed and thus the parasitic capacitance can similarly be large. Moreover, these
parasitic capacitances are voltage dependent and therefore high frequency distortion
2.1 Current-mirror 37
iin iout
IB1 IB2
VDD
M1
VSS
M2
M3 M4
R
(a)
M1
M3
M2
ioutiin
IB1 IB2
VSS
VDD
(b)
M1
VDD
VSS
iin
IB1IB3
C
iout
IB2
M
M
4
2
M3
VB
M5 M6
M7
(c)
Figure 2.13 Other cascode current-mirror topologies insensitive to channel length modulation.
(a) A low-voltage cascode current-mirror with self-adjusting cascode bias [14]. (b) Cascode
current-mirror with large current handling capability [16]. (c) A cascode current-mirror with a
source-follower input level shifter [15].
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may increase.
An alternative method to ensure saturation region operation with large currents is
to use a level shifter to increase the mirror input voltage. The mirror topology pre-
sented in Figure 2.13c, with a Wilson-mirror like input structure does just that [15],
where the level shifter is realised with a source-follower with a diode load (transistors
M6 and M7). This amplifier stage additionally isolates the large gate-source capaci-
tances of transistors M1, M2 and M6 from the input node. This would lead to reduced
input capacitance and hence to lowered high frequency distortion unless the result-
ing feedback loop does not cause problems of stability. To avoid any peaking in the
current transfer function, the feedback loop must be stabilised with an additional ca-
pacitor in parallel with the gate-source capacitance of the source-follower transistor
M7. This increases the input capacitance again and if the transistors M1, M2 and M6
have equal dimensions, the input capacitance is increased 50% compared to the simple
current-mirror. Therefore the frequency response and distortion of this Wilson-input
mirror resembles that of the normal low-voltage cascode current-mirror, which has a
50% larger input capacitance.
In the case of very large currents, we can no longer use a cascode transistor in the
drain of the input mirror transistor M1. The only way to render the mirror insensitive
to channel length modulation is to force the drain voltage of the output mirror tran-
sistor M2 to follow the input voltage. This action can be realised with an additional
voltage amplifier as depicted in Figure 2.13b [16]. Typically, the input capacitance of
a differential voltage amplifier is quite large and this combines with the mirror input
capacitance and thus the high frequency distortion is again increased.
Resistively compensated mirror
As in most cases, the current-mirror can be assumed to be a first-order low-pass system
and thus it is an underdamped system. For this reason, its settling behaviour is not
optimal. By using the low voltage cascode current-mirror of Figure 2.2c, a second-
order low-pass system will result and the settling behaviour of the current-mirror can
be tuned by the aspect ratio of the cascode transistors.
However, there is also a different method to enhance the settling behaviour, one
which also extends the current-mirror bandwidth. This method inserts a resistor R
between the current mirror input node and the gate of the mirror input transistor M1
as presented in Figure 2.14 [17]. In this case, the gate-source capacitance Cgs1 of
the mirror input transistor M1 is isolated from the rest of the total input capacitance
2.1 Current-mirror 39
C′in = Cin−Cgs1 and a following second-order current transfer function results:
Ai(s) =
gm2
gm1
1 + sRC′in
1 + sCgs1+C
′
in
gm1 + s
2 RCgs1C′in
gm1
. (2.40)
When R = 1gm1 the zero cancels one of the poles and a first-order low-pass function
results:
Ai(s) =
gm2
sC′in + gm1
. (2.41)
Then the resulting pole frequency is at
ω0 =
gm1
C′in
, (2.42)
which is approximately twice the pole frequency of the uncompensated current-mirror
(i.e. R = 0) with a unity gain current-mirror. Unfortunately, the increase of the band-
width decreases with current gain. This resistive compensation method also works
with cascode current-mirrors, where the transfer function is a third-order low pass
function with one zero. However, as stated earlier, in most cases the poles caused by
the cascode transistors can be shifted to higher frequencies so that the cascode current-
mirror can be considered a first-order low-pass system.
The resistor R is usually implemented with a NMOS transistor operating in triode
region as other integrated resistors have large variations that do not correlate with the
transconductance of the mirror NMOS transistors. Nevertheless, the NMOS resistor
requires additional circuitry that tunes the resistance value with a control voltage and
tracks temperature and process variations [18].
The tuning circuit must be relatively accurate because an unmatched pole-zero
doublet degrades the settling behaviour of the current-mirror in the way documented
earlier in the case of operational amplifiers [19]. However, the poles and zeros in
iIN
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R
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Figure 2.14 Resistive compensation technique enhancing current mirror bandwidth and set-
tling time [17].
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Figure 2.15 The frequency response and harmonic distortion of the resistively compensated
current-mirror compared to the uncompensated mirror.
an operational amplifier are normally almost signal independent because the currents
inside an operational amplifier vary significantly only when the amplifier is slewing
or when it must supply exceptionally large currents to the load. Unfortunately, this is
not the case with current-mirrors with resistive compensation: the transconductances
of the mirror transistors are signal dependent and it increases with the input current.
The resistance of the NMOS compensation resistor similarly increases with the input
current. Therefore, the lowest pole and the zero move away from each other with large
input signals, and settling times are significantly increased.
As described earlier, the settling times can also be optimised by adjusting the as-
pect ratios of the cascode transistors in the low voltage cascode current-mirror. In this
case, both the dominant and nondominant poles track each other with large current
signals. Thus, in many cases, the resistive compensation method does not significantly
improve the high frequency performance of a current-mirror, at least with most cas-
code current-mirror topologies and with large signal amplitudes.
The simulated frequency response and the harmonic distortion of the compensated
current-mirror compared to the uncompensated mirror are presented in Figure 2.15.
The current-mirror topology used is the simple current-mirror, i.e. no cascode transis-
tors were used. Furthermore, the same aspect ratios (100/5) are used in mirror transis-
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tors as well as the same modulation index (0.2) and bias currents (100µA) as in earlier
examples. The compensation resistor is not a MOS-resistor but an ideal linear resistor
instead. The resistance is set to the inverse of the input transistor transconductance,
which is approximately 1.98kΩ.
The results of the simulation reveal that, while the bandwidth of the current-mirror
is doubled, the harmonic distortion peak location remains almost constant. Conse-
quently, the distortion increases significantly compared to an uncompensated current-
mirror with the same corner frequency as the compensated one. Moreover, the maxi-
mum distortion is a few decibels higher than in the compensated one. Therefore this
compensation technique is not very suitable for low distortion applications.
2.2 Current buffer
In the case of current-mirrors, we can realise inverting amplifiers with arbitrary current
gain. Noninverting current amplifiers with arbitrary gain are, however, more difficult
to implement. If we want arbitrary current gain, we can cascade two current-mirrors
to get positive current gain. But if unity gain is sufficient, we can realise noninverting
current buffers with common-gate MOS-transistor amplifier stages. As the voltage
buffers have a significant role in voltage-mode circuits, the current buffers have an
equally significant role in current-mode circuits.
Two simple CMOS implementations of a noninverting unity gain current ampli-
fier are presented in Figure 2.16. The amplifier in Figure 2.16a is a simple NMOS
common-gate amplifier stage. In order to keep the transistor M1 in saturation the out-
put DC-voltage level must be at least
VOUT (min) = VDSAT 1 +VIN = VB1−VT 1. (2.43)
In certain applications, it is impossible to maintain these bias conditions and therefore
we need a voltage level shifter either at the input or at the output. A typical realisation
is to use a diode-connected transistor at the input as a voltage level shifter as presented
in Figure 2.16b. This current buffer resembles a simple current-mirror, except that
the mirror transistor sources are connected to a high impedance node (current-source)
rather than a low impedance node (negative supply voltage).
2.2.1 Linear nonidealities
The NMOS common-gate amplifier stage of Figure 2.16a produces an input impedance
Zin =
go + gds1
go (gm1 + gds1 + gds2)+ gds1gds2
, (2.44)
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Figure 2.16 Simple CMOS noninverting unity gain current amplifiers. (a) A simple common-
gate amplifier stage. (b) A common-gate amplifier stage with an input level shifter.
where go is the sum of the output conductance of current-source load IB1 and the load
conductance. Usually, the current buffer drives a low impedance load because gm
gds the input impedance reduces to
Zin ≈ 1gm1 . (2.45)
and thus the DC current gain of the amplifier stage is approximately
Ai ≈ 1− gds2gm1 .
In order to increase the DC-accuracy the current source transistor M2 should be a long
channel device.
In many applications, however, such an amplifier stage is used to drive a high
impedance load, typically a MOS-transistor gate, in which case go  gds1 and the
input impedance is approximately
Zin ≈ 1gds2 + gm1 gogds1
, (2.46)
and the amplifier stage provides a DC transimpedance gain approximately
Rm ≈ 1go + gds2 gds1gm1
. (2.47)
This increased input impedance does not affect the high frequency behaviour as the
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parasitic capacitances start to reduce the high output impedance at relative low fre-
quencies and thus the current buffer has a one-pole transfer function with a pole fre-
quency of ω0 = gm1Cin regardless of the load impedance.
The operation of the level-shifted current buffer of Figure 2.16b is similar to the
simple common-gate amplifier stage, where the input impedance is higher because of
the added series resistance of 1/(gm3 + gds3). When comparing this current-buffer to
the simple current-mirror with comparable device sizes the dominant poles ω0 of both
amplifiers are at the same frequency. While the input impedance of the level shifted
current-buffer is typically half of the current-mirror input impedance, the total input
capacitance CIN is similarly halved.
2.2.2 Nonlinearity
At low frequencies the drain conductance of the current source transistor M2 converts
the non-linear input voltage to a non-linear current and thus the low frequency second
order harmonic distortion is
HD2 =
1
8m
gds2
gm1
, (2.48)
and the third order harmonic distortion is consequently
HD3 = 132m
2 gds2
gm1
, (2.49)
where m is the modulation index. At high frequencies the input capacitance CIN con-
verts the non-linear input voltage to a non-linear current as in the current-mirror and
therefore the distortion equations (2.24), (2.25), and (2.28) also predict the high fre-
quency distortion of the current-buffer. Regardless, as this amplifier is not sensitive to
device mismatch, the main buffer transistor M1 can be a minimum channel length de-
vice and thus the distortion due to the input capacitance is not as big a problem as with
the current-mirror. However, as the linear gate-source capacitance is now significantly
smaller, the non-linear drain and source diode capacitances make a larger contribution
to the high frequency distortion than in the current-mirror.
If we compare a simple current buffer (i.e. a common-gate NMOS amplifier stage)
to a simple voltage buffer (i.e. a common-drain NMOS amplifier stage), and we as-
sume that no floating well devices are used, the operation of the voltage buffer is much
more sensitive to the bulk effect. With floating well devices or with more complex
circuit topologies, the nonlinearity caused by the bulk effect can be minimised but this
leads to reduced amplifier bandwidth.
44 Basic current amplifiers
iout
M1
M3 iinCC
M2
IB1IB2
VDD
VSS
VB2
(a)
iout
M1
M3
VDD
VSS
iin
IB1
M2
VB3
VB1
VB2
(b)
Figure 2.17 Alternative current buffer topologies. (a) Decreased input impedance by a reg-
ulated cascode circuit [11]. (b) Decreased sensitivity to output impedance by an additional
cascode transistor.
2.2.3 Noise
At low frequencies the noise in current buffers is mainly arising from the current-
source transistor M2 and the current-source load as the noise calculations on page 36
for the cascode current-mirror have earlier shown. The cascode transistor source node
is typically an internal node which has significantly less parasitic capacitance than
the current buffer input node and therefore the high frequency noise arising from the
main buffer transistor M1 is higher. If the current buffer is used as a voltage-to-current
converter the impedance level at the input is quite low and the noise caused by the
main buffer transistor increases.
2.2.4 Alternative topologies
The performance the current buffer can be enhanced by a modification to the circuit
topology. The input impedance can be reduced by adding an amplifier stage to keep the
input voltage variation as low as possible. This is easily realised by the regulated cas-
code circuit of Figure 2.17a [11]. In this circuit the input voltage variation is amplified
by the transistor M3 and fed to the gate of the transistor M1 and thus the transcon-
ductance of the transistor M1 is virtually multiplied by the gmgds ratio of the transistor
M3. This lowers the low frequency input impedance, which is however dependent on
the load impedance, albeit with reduced sensitivity. This dependency is effectively
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Figure 2.18 Simulated distortion of a simple current buffer of Figure 2.16a and a regulated
current buffer of Figure 2.17a. The modulation index is 0.2 in both cases.
removed by adding a cascode transistor to the drain of the transistor M1 as presented
in Figure 2.17b. Unfortunately, the addition of this cascode transistor increases high
frequency distortion as there are now two nodes where parasitic capacitances convert
non-linear voltages to non-linear currents. On the other hand, the regulated cascode
circuit effectively reduces distortion as it reduces the input voltage variation more than
it adds to the input capacitance. As the regulated cascode feedback loop gain decreases
at higher frequencies, the improvement in distortion performance gradually decreases.
Furthermore, the feedback loop may need additional compensation which is realised
with the capacitor CC.
In Figure 2.18, the simulated distortion of a simple current buffer of Figure 2.16a
is compared to the regulated current buffer of Figure 2.17a. In both circuits, the aspect
ratio for the main buffer transistors M1 is 100µ/2µ and for the current source transistor
M2 is 100µ/5µ, the bias current IB1 is 100µA, and the modulation index is 0.2. In the
regulated cascode buffer, the transistor M3 is five times smaller than the main buffer
transistor so that the aspect ratio is 20µ/2µ and accordingly the bias current IB2 is
20µA. These simulations reveal that the regulated cascode circuit reduces the distortion
efficiently at low frequencies and, as the signal frequency increases, it still has 4-5
dB less distortion than the simple current buffer. Near the corner frequency, there is
slight peaking in the frequency response of the regulated current buffer and hence the
distortion peak at the same frequency range.
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The noise performance of these two current buffer topologies does not differ greatly
from the simple current buffer topology. As long as the gmggs ratio of the transistor M3
is high in the regulated cascode circuit the main buffer transistor M1 has almost no
effect on the total output noise [11]. Moreover, the additional cascode transistor in the
current buffer of Figure 2.17b does not contribute to the total noise.
References
[1] P. Allen, D. Holberg, CMOS Analog Circuits Design, New York, Holt, Rinehart
and Winston, Inc, 1987, 701 p.
[2] P. Gray, R. Meyer, Analysis and Design of Analog Integrated Circuits, second
edition, New York, John Wiley & Sons, 1984, 771 p.
[3] K. Laker, W. Sansen, Design of Analog Integrated Circuits and Systems, New
York, McGraw-Hill, Inc, 1994,898 p.
[4] J. Babanezhad, R. Gregorian, “A programmable gain/loss circuit,” IEEE J. Solid
State Circuits, vol. 22, pp. 1082-1089, Dec. 1987.
[5] P. Crawley, G. Roberts, “High-swing MOS current mirror with arbitrarily high
output resistance,” Electronics Letters, vol. 28, pp. 361-362, Feb. 1992.
[6] D. Haigh, C. Losala, A. Parker, D. Webster, “Systemic approach for the develop-
ment and design of analogue communication circuits.” In: H. Dedieu (ed), EC-
CTD’93 - Selected Topics in Circuits and Systems, Elsevier Science Publishers
B.V., 1993, pp. 3-74 (Part I).
[7] D. Webster, D. Haigh, G. Passiopoulos, A. Parker, “Distortion in short channel
FET circuits,” In: G. Machado (ed), Low-power HF microelectronic: a unified
approach, IEE, 1996, pp.929-958 (Chapter 24).
[8] R. Balmford, W. Redman-White, “A new CMOS current mirror circuit with re-
duced distortion for high bandwidth applications,” European Conference on Cir-
cuits Design and Theory (ECCTD’93), Davos, Switzerland, 1993, pp. 923-927.
[9] V. Prodanov, M. Green, “CMOS current mirrors with reduced input and output
voltage requirements” Electronics Letters, vol. 32, pp. 104-105, Jan. 1996.
[10] J. Mulder, A. van der Woerd, W. Serdin, A. van Roermund, “High-swing cascode
MOS current mirror,” Electronics Letters, vol. 32, pp. 1251-1252, July 1996.
[11] E. Säckinger, W. Guggenbuhl, “A high-swing, high-impedance MOS cascode
circuit,” IEEE J. Solid State Circuits, vol. 25, pp. 289-298, Feb. 1990.
References 47
[12] T. Serrano, B. Linares-Barranco, “The active-input regulated-cascode current
mirror,” IEEE Trans. Circuits and Systems-I, vol. CAS-41, pp. 464-467, June
1994
[13] A. Zeki, H. Kuntman, “Accurate and high output impedance current mirror suit-
able for CMOS output stages,” Electronics Letters, vol. 33, pp. 1042-1043, June
1997.
[14] E. Bruun, P. Shah, “Dynamic range of low-voltage cascode current mirrors,” in
Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS’95), Seattle, USA,
1995, pp. 1328-1331.
[15] M. Steyaert, “An improved CMOS current mirror using a bulk-effect independent
cascode biasing structure,” European Conference on Circuits Design and Theory
(ECCTD’89), 1989, pp. 656-660.
[16] G. Palmisano, G. Palumbo, S. Pennisi, “Harmonic distortion on class AB CMOS
current output stages,” IEEE Trans. Circuits and Systems-II, vol. CAS-45, pp.
243-250, Feb. 1998.
[17] T. Voo, C. Toumazou, “High-speed current mirror resistive compensation tech-
nique,” Electronics Letters, vol. 31, pp. 248-250, Feb. 1995.
[18] T. Voo, C. Toumazou, “Precision temperature stabilized tunable CMOS current-
mirror for filter applications,” Electronics Letters,” vol. 32, pp. 105-106, Jan.
1996.
[19] B. Kamath, R. Meyer, P. Gray, “Relationship between frequency response and
settling time of operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-9,
pp. 347-352, Dec. 1974.
The page is intentionally left blank
Chapter 3
Open-loop current amplifiers
In this chapter, the different open-loop current-mode amplifiers are discussed. By
’open-loop amplifiers’, amplifiers with low and fixed current gain are referred to. This
gain is set without any external feedback circuitry between the input and the output.
Although no global feedback is used there nevertheless may be local feedback loops
inside the amplifier itself. Despite the low and fixed current gain of these amplifiers it
is possible to realise different types of amplification functions with a wide gain range.
This gain is set directly by the transistor aspect ratios of the amplifier or alternatively
by controlling the impedance levels at the input and output of the amplifier and thus
realising either voltage-to-current or current-to-voltage conversions. In addition, most
general purpose signal processing applications can be realized with these amplifiers.
The amplifiers discussed in this chapter additionally have well set input DC voltages
unlike the basic current amplifiers discussed in the previous chapter. Furthermore,
because of the open-loop operation, amplifier nonlinearity has a greater effect on the
signal processing performance and therefore different distortion mechanisms are dis-
cussed in detail.
3.1 First generation current-conveyor CCI
The concept of the current-conveyor was first presented in 1968 [1] and further de-
veloped to a second-generation current-conveyor in 1970 [2]. The current-conveyor is
intended as a general building block as with the operational amplifier. Because of the
operational amplifier concept has been current since the late 1940’s, it is difficult to
get any other similar concept widely accepted. However, operational amplifiers do not
perform well in applications where a current output signal is needed and consequently
there is an application field for current-conveyor circuits. Since current-conveyors op-
erate without any global feedback, a different high frequency behaviour compared to
operational amplifier circuits results.
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Figure 3.1 The first generation current-conveyor symbol and its signal definitions.
Current-conveyors are three-port networks with terminals X, Y and Z as repre-
sented in Figure 3.1. The network of the first generation current-conveyor CCI has
been formulated in a matrix form as follows iyvx
iz
=
 0 1 01 0 0
0 1 0

 vyix
vz
 . (3.1)
In other words, the first generation current conveyor CCI forces both the currents and
the voltages in ports X and Y to be equal and a replica of the currents is mirrored (or
conveyed) to the output port Z.
Figure 3.2a presents a simple MOS implementation of the first generation current-
conveyor CCI1. In this circuit, the NMOS transistors M1 and M2 form a current mirror
that forces the drain currents of the PMOS transistors M3 and M4 to be equal and hence
the voltages at the terminals X and Y are forced to be identical.
3.1.1 Linear nonidealities
The two current-mirrors in the CCI form a feedback loop so that the currents and
voltages in the terminals X and Y follow each other quite accurately, even without
cascodes. If the terminal Y is grounded, the low-frequency impedance at the terminal
X is expressed as:
ZX(0)
∣∣∣∣∣
ZY =0
≈ 1
gm4
− gm1
gm2gm3
+
gds1 + gds3
gm3gm4
+
gds2 + gds4
gm2gm4
(3.2)
At first glance, it may be noticed in this equation that the impedance may become neg-
ative with certain mismatch conditions. However, as the transistors M1, M2, M3 and
M4 form a loop that tries to balance itself the impedance in the X-terminal remains pos-
1The first current-conveyors were implemented using bipolar transistors but, because the goal in this
paper is to compare a variety of circuit topologies, the corresponding integration technology is assumed
for all discussed circuits.
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Figure 3.2 (a) A simple class-A implementation of the current conveyor CCI. (b) A more
accurate class-A CCI with a cascode NMOS mirror.
itive even in the case of considerable transistor mismatch. Therefore, this circuit can
readily provide an impedance in the range of ten ohms, which can be further reduced
if cascode current-mirrors are used.
For the current-conveyor of Figure 3.2b, the errors because of the NMOS cascode
current-mirror are minimal compared to the errors because of the transistors M3 and
M4. Therefore, the drain currents of transistors M3 and M4 can be assumed equal but,
as the drain-source voltages of such transistors are different, there is a systematic offset
voltage between X and Y terminals, which is approximated as
VOFF ≈ λVDSAT (VGS3−VDS4) . (3.3)
These results reveal that, in order to maintain adequate DC-accuracy, the input transis-
tors M3 and M4 should be long channel devices with a low transconductance.
Similarly, the calculations can be simplified by assuming the NMOS mirror transcon-
ductances equal gm1 = gm2 = gmn and by neglecting the NMOS drain-source conduc-
tances when calculating the input impedance as a function of frequency:
ZX(s)
∣∣∣∣∣
ZY =0
≈ gmn (gm3−gm4 + gds3)+ gm3gds4 + sgm3CA
gmngm3gm4 + sgm3gm4CA + s2gm3CACX
. (3.4)
The capacitances CA and CX in the equation are the total capacitances in nodes A
and X, respectively. Nevertheless, the capacitance CB at the node B is neglected, the
explanation following a few paragraphs later.
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Figure 3.3 The simulated and calculated current transfer functions of the CCI of Figure 3.2b.
The current transfer function from X to Z can be calculated with identical assump-
tions to Equation (3.4)
Ai(s)≈ 11 + s CAgmn + s2
CACX
gmngm4
, (3.5)
and thus the resulting poles of the transfer function are
p1,2 =− gm42CX ±
1
2
√
gm4
CX
(
gm4
CX
−4gmn
CA
)
. (3.6)
Therefore, the current-conveyor bandwidth depends greatly on the input transistor
transconductance gm4 and the input capacitance CX , whereas the NMOS transconduc-
tance gmn and the capacitance CA affect primarily the step response of the conveyor.
If the capacitance at the node B is included, the current transfer function becomes
a third order function with a left half-plane zero
Ai(s)≈
1 + s CBgm3
1 + a1s + a2s2 + a3s3
, (3.7)
where the coefficients of the denominator are
a1 ≈ CAgmn +
CB
gm3
+CX
gm3−gm4
gm3gm4
, (3.8)
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a2 ≈ CBCXgm3gm4 +
CACX
gmngm4
+
CACB
gmngm3
, (3.9)
a3 ≈ CACBCXgmngm3gm4 . (3.10)
This third order current gain equation (3.7) is plotted against the second order gain
equation (3.5) and the simulated current gain in Figure 3.3. Since the second and third
order transfer functions are almost identical, the left half-plane zero cancels efficiently
the pole due to the capacitance at node B. Unfortunately, both these equations differ
from the simulated current gain. There are several reasons for this variation. The
calculated current-gain equations neglect the NMOS cascode transistor high-frequency
behaviour. In addition, all parasitic capacitances in node B are assumed to be grounded
yet the gate-source capacitance Cgs4 represents quite a large capacitance between the
input node X and the internal node B. The impedance level at the input is sensitive to
device mismatch and as a consequence this impedance level is relatively unpredictable
near the corner frequency.
3.1.2 Nonlinearity
At low frequencies, the four-transistor loop attenuates effectively all nonlinearities
and only the threshold mismatch in the NMOS current-mirror and the channel length
modulation of the output transistor M5 produce distortion. The distortion deriving from
the channel length modulation is significant only if the conveyor Z-output is driving a
high impedance load, an effect that can be avoided by using a cascode NMOS current-
mirror instead, which additionally increases the output impedance of the Z-terminal
and decreases the input impedances of the X- and Y-terminals at the same time.
At high frequencies, the signal path from the X-input to the Z-output increasingly
resembles a cascade of a current buffer (transistor M4) and a current-mirror (transistors
M2 and M5) and consequently the high frequency distortion is roughly doubled from
what the distortion of a single current buffer or a current mirror would be.
3.1.3 Applications of the CCI
Because of this low impedance at the input terminal this circuit can be used as an
accurate current amplifier. In addition, the DC-voltage level at the current input X can
be easily set to a desired value by the voltage at the Y-terminal and input voltage-to-
current conversion is easier than in the case of a current-mirror.
The first generation current-conveyor can be used as a negative impedance con-
verter (NIC) [5], as if the Y-terminal is terminated with a grounded resistance R, the
impedance at the terminal X equals
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ZX
∣∣∣∣∣
ZY =R
≈−R. (3.11)
With this negative impedance, for example, the input impedance of terminal X can
be nulled with a small resistance R value [5] or the Q-value of passive inductances
can be enhanced [6]. Unfortunately, the large input impedance variation arising from
device mismatch makes it necessary to trim this small resistance value for each circuit.
However, if the simulated negative resistance value is maintained high enough, it can
additionally be used to construct amplifiers, filters and oscillators.
Although not often realised, a popular application of the current-conveyor is that
involving current- and voltage-reference circuits. The core of a typical CMOS PTAT-
or Bandgap-reference is a first generation current-conveyor CCI [4]. Since this ap-
plication generally has no specific speed requirements, both the variation of input
impedance and the input offset voltage are easily minimised by using large input tran-
sistors. More detailed examples of these circuits can be found in Chapters 6 and 7.
One recent application for a CCI involves linearisation of MOS transistor transcon-
ductance in transconductance-C filters [7]. Because the transconductance of a MOS
transistor in triode region strongly depends on its drain-source voltage, a CCI can be
used to force the drain voltage to a fixed potential and mirror the drain current to the
high-impedance Z-output.
3.1.4 Push-pull CCI topologies
The current handling capability of the first generation current-conveyor can be ex-
tended by constructing a push-pull current-conveyor, as presented in Figure 3.4a [8].
The positive half of an AC-signal goes primarily through the lower conveyor con-
structed of transistors M1...M5, whereas in the case of the negative half of the signal
goes primarily through the upper conveyor, constructed of transistors M6...M10.
The quiescent current of the push-pull CMOS CCI is not easy to derive as it de-
pends on several different mechanisms. However, an approximation for the quiescent
current of this push-pull conveyor is presented in [8]:
IQ ≈
I′Q + I′′Q
2
, (3.12)
where
I′Q =
β8 + β9
2
(√β8 +√β9)2 (VDD−VT 8−|VT 9|)2 , (3.13)
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Figure 3.4 Push-pull CCI topologies. (a) Uncontrolled bias current [8]. (b) Controlled bias
current [9].
I′′Q =
β1 + β3
2
(√β1 +√β3)2 (|VSS|−VT 1−|VT 3|)2 , (3.14)
are the quiescent currents of the upper and the lower half circuits. These equations
show that the quiescent current depends strongly on the supply voltages. Yet in these
calculations transistors are assumed ideally matched and as a result the current mirror-
ing errors in the four stacked current-mirrors add significant variation to the quiescent
current [9]. This large quiescent current variation adds on to the already large input
impedance variation. This quiescent current variation may even be so large that few
millivolts of threshold voltage mismatch in the current mirrors may entirely turn off
the quiescent current.
The quiescent current can be controlled by using an arrangement shown in Figure
3.4b [9], where the transistors M1 and M6 are split into two unequally sized transistors.
The larger transistors, M1A and M6A, have their channel widths scaled by a factor λFB
and the smaller transistor, M1A and M6A, have their channel widths scaled by a factor
1−λFB, so that the total channel width of these split transistors remains identical to
the unsplit one. In this case, the X-terminal current is mirrored by a ratio λFB to the
Y-terminal through the transistors M3 and M8. Additionally, a constant bias current
IBB is injected into these Y-input transistors. The smaller transistors M1B and M6B are
needed only to maintain the conveyor relation IX = IY and can be omitted if Y-terminal
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Figure 3.5 The division of the X-input current between transistors M4 and M9 in the push-pull
conveyor of Figure 3.4a compared to the class-A CCI.
is grounded. Then the quiescent current settles approximately to
IQ ≈ IBB1−λFB , (3.15)
and the quiescent current variation is effectively reduced. Similarly, the input impedance
of the lower half-circuit can be expressed as
Z′′X(s)
∣∣∣∣∣
ZY =0
≈ 1−λFB
gmp
1 + s CAgmn(1−λFB)
1 + s CAgmn + s
CX (1−λFB)
gmp + s
2 CACX
gmngmp
, (3.16)
if all transistors are assumed ideally matched (apart from the deliberately scaled tran-
sistors), so that gm1 = gmn, gm2 = λFBgmn and gm3 = gm4 = gmp. The total X-input
impedance is the parallel connection of the two half-circuit input impedances and is
roughly half of the impedance of one half-circuit. Although this quiescent current
controlling scheme increases the X-input impedance, this impedance level is easier to
control. This technique can additionally be used to control the input impedance of the
simple class-A CCI implementations of Figure 3.2.
The large signal behaviour as a function of the input signal current is depicted
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graphically in Figure 3.5. As a consequence of the symmetrical nature of the push-
pull connection the distortion of a push-pull amplifier is significantly different that
of one of the half-circuits composing the push-pull amplifier. As in Appendix B.1,
the even order distortion components are cancelled in push-pull amplifiers as in dif-
ferential amplifiers if the nonlinearities of the upper and lower half-circuit correlate.
Additionally, as the push-pull conveyor stays in class-A region with two times larger
signal currents than the half-circuits operating alone, there is a 6 dB improvement on
the second order distortion and a 12 dB improvement on the third order distortion.
Unfortunately, the dominant distortion mechanism at low frequencies is the to-
tally uncorrelated threshold voltage mismatch. Moreover, as NMOS transistors are
approximately three times faster than PMOS-transistors, the two current amplifiers
have different bandwidths and as a consequence of the high frequency distortion aris-
ing from current-mirror input capacitances is also different. Therefore, no dramatic
improvement on the second order distortion at high frequencies is expected in the case
of push-pull current-conveyors.
However, the errors deriving from the channel length modulation are quite system-
atic and as a result push-pull conveyors are not as sensitive to channel length modula-
tion as simple class-A conveyors, particularly where nonlinearity is concerned. For this
reason, it is possible to use simpler cascode structures such as that presented in Fig-
ure 2.2a. Furthermore, the push-pull conveyors should be able to amplify accurately
significantly larger currents than the quiescent current and therefore more accurate
current-mirror topologies cannot be used as explained in Chapter 2.1.6.
When the signal amplitude exceeds the quiescent current one of the half-circuits
turns off quite abruptly as seen in Figure 3.5. Therefore, cross-over distortion will
occur both at positive and negative currents near the quiescent current. This cross-over
distortion is difficult to analyse and simulate but even without any detailed analysis
can be assumed that this distortion will be greatly significant at high frequencies.
When the signal amplitude is significantly larger than the quiescent current of the
conveyor, the distortion of the amplifier approaches the distortion of a push-pull class-
B amplifier discussed in Appendix B.2. Although the power series coefficients describ-
ing the nonlinearities of the half-circuits in the push-pull conveyor cannot be exactly
calculated in the case of signal currents larger than the quiescent current they never-
theless reveal a clue to the distortion performance of the push-pull connection. Thus,
according to Equation (B.16), the second order distortion is because of the gain mis-
match between the two half-circuits. Similarly, the equation (B.17) shows that the third
order distortion depends on the average of the second order nonlinearities attenuated
by approximately nine dB.
The class-B distortion has different behaviour in respect to the signal amplitude.
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Figure 3.6 Low voltage CCI topologies. (a) Alternative input arrangement [10]. (b) A folded
CCI [11].
While in the class-A region the second order distortion is proportional to the signal
amplitude and the third order distortion is proportional to the square of the signal am-
plitude, in the class-B region the second order distortion remains constant with respect
to the amplitude, and the third order distortion is proportional to the signal amplitude.
As the signal amplitude is increased, other nonidealities such as mobility degradation
begin to affect the distortion and some of the transistors fall off the saturation region
and as a result the distortion begins to rise with amplitude more rapidly once more.
3.1.5 Low voltage CCI topologies
The input voltage range at the terminals X and Y of the first generation current con-
veyor is limited. The push-pull conveyor has particularly limited input range when re-
alised with a standard n-well CMOS-process. Consequently, because of the bulk effect,
the gate-source voltage of the input NMOS-transistors M8 and M9 is high. When the
conveyor is used as an inverting current amplifier, so that the terminal Y is grounded
the limited input voltage range is not such a critical parameter. However, the bulk ef-
fect causes the optimal input voltage to shift towards the negative supply rail and the
minimum supply voltage remains relative high even in the current amplifier applica-
tion.
One solution to the problem of extending the conveyor operation range to lower
supply voltages is to alter the input structure. If X- and Y-terminals of the simple
CCI of Figure 3.2 (i.e. the sources of the input PMOS-transistors M3 and M4) are
connected to the positive supply voltage and the input signal is injected into the source
of the NMOS-transistor M1, a current amplifier as presented in Figure 3.6a results [10].
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However, this circuit is no longer a general purpose current conveyor but a current-
amplifier with low input impedance. Because the input voltage is fixed to the ground,
several amplifier stages such as this cannot be cascaded. Since the input impedance
of the circuit remains low and the input voltage level is tied to a well known and
fixed voltage, this circuit is ideal as an input stage of a current-mode signal processing
system.
In order to feed the bias current to the circuit, a negative supply voltage is needed,
which will prevent this circuit from being used in certain applications. Alternatively,
the bias current can be user programmed by a single external resistor inserted between
the current input and the negative supply voltage. As the bias current and the input
signal can share the same input pin, fewer pins are required for the chip package.
Lower supply voltage can alternatively be achieved by using an NMOS current-
mirror rather than a PMOS mirror, i.e. folding the circuit as depicted in Figure 3.6b
[11]. Since all transistors in the signal path are now NMOS transistors, the high fre-
quency behaviour is improved. This circuit can additionally be used as a general pur-
pose current-conveyor if a current source is inserted into the source of the input tran-
sistor M2 and then cascading these amplifier stages is possible, although the minimum
supply voltage is raised by a few hundreds of millivolts.
3.2 Second generation current-conveyor CCII
In many applications, only one of the virtual grounds in terminals X and Y of the
first generation current-conveyor is used and the unused terminal must be grounded
or otherwise connected to a suitable potential. This grounding must be done carefully
since a poorly grounded input terminal may cause an unwanted negative impedance
at the other input terminal. Moreover, for many applications a high impedance input
terminal is preferable. For these reasons, the second generation current-conveyor was
developed. It has one high and one low impedance input rather than the two low
impedance inputs of the CCI [2].
The matrix representation of the second-generation current-conveyor CCII is
 iyvx
iz
=
 0 0 01 0 0
0 ±1 0

 vyix
vz
 . (3.17)
This current-conveyor differs from the first generation conveyor in that the terminal Y
is a high impedance port, i.e. there is no current flowing into Y. While the Y-terminal
of the second generation current-conveyor is a voltage input and the Z-terminal is a
current output, the X-terminal can be used both as a voltage output or as a current
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Figure 3.7 The principle of the second generation current-conveyors. (a) The positive con-
veyor CCII+, iz = ix. (b) The negative conveyor CCII-, iz =−ix.
input. Therefore, this conveyor can easily be used to process both current and voltage
signals unlike the first generation current-conveyor or the operational amplifier. A
further enhancement to the second generation current-conveyor is that there are two
types of conveyors: in the positive current-conveyor CCII+, the currents ix and iz have
the same direction as in a current-mirror and in the negative current-conveyor CCII-
the currents ix and iz have opposite direction as in a current buffer.
The second-generation current-conveyor is in principle a voltage-follower with a
voltage input, Y, and a voltage output, X, and a current-follower (or current-inverter)
with a current input X and a current output Z connected together (Figure 3.7). The
negative second-generation current-conveyor CCII- can also be considered an idealised
MOS-transistor, where the currents iy = ig = 0 and iz = id =−ix =−is and the voltages
vx = vs = vy = vg. An ’ideal MOS transistor’ is one that has a zero threshold voltage Vt
and zero channel length modulation parameter λ and operates in the saturation region
regardless of the drain-source voltage (positive or negative).
Three simple MOS CCII realisations are presented in Figure 3.8. The first is an
NMOS transistor biased with two current-sources IBX and IBZ . Then there is always
a DC-voltage level shift of VGS1 from Y- to X-terminal, which can be avoided by an
additional level-shifting transistor M2 in the enhanced CCII- implementation of Figure
3.8b [12]. If these two negative MOS conveyor implementations are compared to the
current buffer implementation of Figure 2.16, both are found very similar. However,
the terminal names are different and also their usage is different because the terminal
Y can be used apart from the biasing purposes as a signal input.
The class-A MOS implementation of the positive second generation current-con-
veyor CCII+ of Figure 3.8c is close to the simple class-A implementation of the first
generation current-conveyor of Figure 3.2a. Only one transistor, which was used to
mirror the current form X-terminal back to the Y-terminal, is missing. As a conse-
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Figure 3.8 Simple class-A MOS implementations of the second generation current conveyor
CCII. (a) NMOS transistor as a negative conveyor CCII- (b) An enhanced NMOS CCII-. (c)
The positive conveyor CCII+.
quence of the lack of local feedback, the impedance level at the X-terminal of this
CCII+ implementation is much higher than in the comparable CCI. The impedance
level at the Y-terminal is as a result limited by the output conductances of the current
sources IBY 1 and IBY 2.
3.2.1 Linear nonidealities
To represent the linear nonidealities of the conveyor implementations of Figure 3.2,
the matrix representation of a second generation current-conveyor of Equation (3.17)
is rewritten because the matrix no longer contains uniquely zeroes and ones. The CCII
matrix representation with linear nonidealities [13] is iyvx
iz
=
 Yy Air GmrAv f Zx Avr
Gm f Ai f Yz

 vyix
vz
 , (3.18)
where Av f and Ai f are the conveyor voltage and current forward gains close but not
equal to one (or minus one) and Avr and Air are the conveyor voltage and current reverse
gains close but not equal to zero. Respectively, Yy, Zx, and Yz are the limited terminal
admittances and impedance. In certain applications, the transconductance Gm f from
terminal Y to Z is similarly significant, although the reverse transconductance Gmr
seldom has any effect on the circuit behaviour.
For the single NMOS transistor CCII- of Figure 3.8a, the nonideal matrix for low
frequencies is calculated as
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 iyvx
iz
=

0 0 0
gm
g′x
1
g′x
gds
g′x
gmgbx
g′x
−1 + gbxg′x gbz + gbx
gds
g′x

 vyix
vz
 , (3.19)
where
g′x = gm + gmb + gds + gbx (3.20)
and gbx and gbz are the limited conductances of the current sources IBX and IBZ . Thus
the voltage buffer of this conveyor is much more inaccurate as the current buffer essen-
tially because of the bulk effect i.e. transconductance gmb. The X-terminal impedance
and Y- and Z-terminal admittances are expected but there is a significant forward
transconductance term as well as a reverse voltage gain term. The forward transcon-
ductance is deriving from the nonzero output conductance gbx of the current-source
IBX , and is the product of the forward voltage gain Av f , the forward current gain Ai f
and the current source conductance gbx
Gm f =
iz
vy
∣∣∣∣∣
ix=0
= Av f gbx Ai f . (3.21)
Similarly, the reverse voltage gain from Z to X Avr is arising from the limited NMOS
transistor drain-source conductance gds, and will reduce the X-terminal impedance if
the impedance level at the Z-output is high.
As for the enhanced MOS CCII- implementation of Figure 3.8b, the matrix is
approximated as
 iyvx
iz
≈
 0 0 01− gds+gbbgm 2gm gdsgm
gbb −1 + gbb+2gbxgm gbz +
gds(gbb+gbx)
gm

 vyix
vz
 . (3.22)
Consequently, the transistors M1 and M2 are assumed ideally matched so that the
transconductance gm and the drain-source conductance gds is identical for both tran-
sistors and gbb, gbx and gbz are the output conductances of the current sources IBB, IBX
and IBZ .
This MOS CCII- implementation not only cancels the voltage level shift of one
VGS, but it also cancels the errors in the forward voltage gain Av f deriving from the
bulk effect. Additionally, the reverse voltage gain is approximately halved compared
to the single NMOS CCII-. Unfortunately, all this happens at the expense of doubled
X-terminal impedance Zx and slightly increased gain error in the forward current gain
Ai f .
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In the case of the simple MOS CCII+ implementation of Figure 3.8c, the nonideal
conveyor matrix is approximately iyvx
iz
≈

gby1 + gby2 0 0
1− gdsp+gbx+gby2gmp 1gmp 0
−gbx 1− gbxgmp −
gdsn
gmn gdsn + gbz

 vyix
vz
 , (3.23)
where gmn and gdsn are the ideally matched transconductances and drain-source con-
ductances of the NMOS transistors M1 and M2 and where gmp and gdsp are the cor-
responding parameters for the PMOS transistors M3 and M4. Respectively, gby1, gby2,
gbx and gbz are the limited output conductances of the current sources in the circuit.
As the matrix shows, this CCII+ implementation entails no significant reverse
gains. However, the Y-input admittance is in this case limited and, in order to en-
sure a low Y-input admittance and low forward voltage gain error, the current-source
IBY 2 should be realised as a cascode current source, which will limit the voltage range
of the conveyor. Since the signal path for the forward current gain of this conveyor
is a cascade of a current buffer (M3) and a current-mirror (M1 and M2), the gain error
is a sum of these two errors. In order to reach sufficient accuracy in the current gain,
a cascode current-mirror should be used rather than the simple NMOS current mirror
(M1 and M2). This additionally ensures high output impedance at the Z-output.
3.2.2 CCII macromodel
A current-conveyor macromodel generally includes only the gain error and the lim-
ited output impedance of the input voltage follower, and the current-mirror or current-
follower as well as the limited Y-terminal impedance [14]. However, the nonideal
matrix representations can be easily converted to a small-signal macromodel contain-
ing all significant linear nonidealities [15]. The macromodel for a CCII+ derived from
equation (3.18) is presented in Figure 3.9. In this model, the forward transconductance
Gm f is modelled by an admittance Yx as the relation between the admittance and the
forward transconductance is
Gm f =
iz
vy
∣∣∣∣∣
ix=0
= A′v f A′i f
Yx
1 +YxZx
. (3.24)
However, in the model schematic the admittance Yx is split into two admittances with a
value of Yx/2 between the X-terminal and VDD and between the X-terminal and VSS.
The reason for this is best explained by comparing the test set-up for measuring the
forward transconductance, presented in Figure 3.10a, and the set-up for measuring the
power supply rejection ratio simultaneously for positive and negative supply, as pre-
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Figure 3.9 The linear macromodel for the positive second generation current-conveyor CCII+.
sented in Figure 3.10b. Moving the Y-input relative to the power supplies is equivalent
to moving the power supplies relative to the Y-input and consequently the PSRR of
the current-conveyor can be modelled if the admittance Yx is tied rather than with the
signal ground to power supplies. A better approximation for power supply rejection
ratio would be obtained if positive and negative power supply rejection are measured
separately and thus the admittance Yx would be split into two unequal parts.
Since both the X-terminal impedance Zx and the admittance Yx affect the total
forward voltage and current gains Av f and Ai f in the conveyor macromodel, these
effects are excluded from the voltage and current gains A′v f and A′i f . Therefore, the
relation of the parameters Av f and A′v f is
Av f =
A′v f
1 +YxZx
, (3.25)
and the relation of Ai f and A′i f is respectively
Ai f =
A′i f
1 +YxZx
. (3.26)
Modelling a negative second-generation current-conveyor CCII- is almost identi-
cal to modelling a CCII+. However, for certain CCII- realisations such as the two
discussed earlier it is necessary to model the reverse voltage gain Avr by inserting an
admittance between the X- and Z-terminals. The value of this admittance can be cal-
culated by Zx, Yx and Avr as
Yzx =
Avr
1−Avr
1 +YxZx
Zx
≈ Avr
Zx
. (3.27)
In the case of most conveyor applications the high frequency behaviour is modelled
accurately enough by adding the parasitic capacitances to ground at all three current-
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Figure 3.10 (a) The forward transconductance test set-up. (b) The test set-up for CCII PSRR.
conveyor terminals. Adding the forward transconductance in the conveyor macro-
model by the admittance Yx is similarly advantageous in this respect as the dependency
of the forward transconductance on the parasitic capacitances at the X-terminal is simi-
larly modelled correctly. For better accuracy, certain frequency dependencies could be
added to the forward voltage and current gains, as depicted in the model. Commonly,
a simple one-pole low-pass transfer function is sufficient for this purpose.
3.2.3 Applications of the CCII
Figure 3.11 shows typical current-conveyor circuits using the positive second-generation
current-conveyor CCII+ [3]. Because of the separate voltage and current inputs both
voltage and current amplifiers can easily be realised with the second-generation current-
conveyors and the gain can be set by resistor ratios as in operational amplifier circuits.
However, there is neither high voltage gain nor high current gain present in the current-
conveyor and, as a consequence, signal processing in current-conveyor circuits is based
on voltage-to-current and current-to-voltage conversions and on signal buffering by
voltage and current buffers. Because there is typically no feedback in current-conveyor
circuits, wide bandwidth operation without any slewing at large signal amplitudes is
achieved. For the same reason, however, the accuracy of the current-conveyor circuits
is affected by the voltage-follower and current-follower (or current-inverter) inaccura-
cies arising from the transistor process parameter deviation and device mismatches.
Using the current-conveyor macromodel of Figure 3.9, the unloaded voltage gain
of the noninverting voltage amplifier, presented in Figure 3.11a, is expressed as
Av(s) =− R2R1 + Zx
A′v f (s)A′i f (s) (1 +YxR1)
(1 +YxZ′x)(1 +YzR2)
, (3.28)
where
Z′x = Zx‖R1 =
ZxR1
Zx + R1
. (3.29)
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Figure 3.11 Application examples of a positive second generation current-conveyor CCII+. (a)
Noninverting voltage amplifier, Av ≈ R2/R1. (b) Inverting current amplifier, Ai ≈−R2/R1. (c)
Inverting voltage amplifier, Av ≈−R2/R1. (d) Inverting current integrator, iout ≈− 1RC
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Because the forward current gain of the CCII+ is negative, i.e. A′i f (0) ≈ −1, this
voltage amplifier is noninverting. In order to minimise Yz, a voltage buffer is quite
often added to the output in order to isolate the conveyor Z-output from the load.
At low frequencies, the most significant gain error is arising from the X-terminal
impedance Zx. As the parasitic capacitances at the conveyor terminals are gener-
ally much larger than the parasitic capacitances of the internal nodes of the current-
conveyor, the X- and Z-terminal parasitic capacitances Cx and Cz represent the most
significant error sources at high frequencies and thus the equation reduces to
Av(s)≈ R2R1 + Zx
1 + sR1Cx
(1 + sZ′xCx)(1 + sR2Cz)
. (3.30)
At high voltage gains (high resistor ratios R2/R1), the bandwidth of the amplifier pri-
marily depends on the output resistor R2 and the Z-terminal parasitic capacitance Cz. In
order to prevent the reduction of gain and bandwidth deriving from the load impedance,
a voltage buffer is necessary. As voltage gain approaches one, the left half-plane zero
arising from X-terminal parasitic capacitance begins to cancel the pole arising from the
Z-terminal capacitance. In order to maximise the bandwidth, the resistances R1 and R2
should be maintained as small as possible and, as a result, it is important to minimise
the conveyor X-terminal impedance Zx, so that the gain error is similarly maintained
at a tolerable level.
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The current gain to a short circuit load of the conveyor current amplifier of Figure
3.11b is almost identical to the voltage gain given by Equation (3.28), except that the
admittance Yz is changed to Yy:
Ai(s) =
R2
R1 + Zx
A′v f (s)A′i f (s) (1 +YxR1)
(1 +YxZ′x)(1 +YyR2)
. (3.31)
Therefore, all such approximations at high and low frequencies are valid for this equa-
tion as well. Consequently, as A′i f (0) ≈ −1 this current amplifier is inverting. Sim-
ilarly, it frequently is necessary to preserve the high impedance at the Y-terminal by
means of an additional input current buffer, particularly when large current gain is
needed.
In all such current-conveyor applications, the amplifier type can be changed from
noninverting to inverting or vice versa only by changing the conveyor from a CCII+
to a CCII-. However, an inverting voltage amplifier with a positive conveyor CCII+
can similarly be realised, as presented in Figure 3.11c. Since the Y-input is in this case
grounded, the conveyor forward voltage gain A′i f (s) has no effect on the voltage gain
of this inverting amplifier:
Av(s) =
R2
R1 + Zx
A′i f (s)
(1 +YxZ′x)(1 +YzR2)
. (3.32)
Similarly, there is no left half-plane zero deriving from the parasitic capacitances at
the X-terminal. Furthermore, the X-and Y-terminal parasitic capacitances dominate
the high frequency behaviour as in the noninverting voltage amplifier case.
Additionally, current and voltage integration is possible in the case of second gen-
eration current conveyors and thus both current and voltage mode filters can be re-
alised [2, 3, 17]. As illustration, a lossless current integrator is presented in Figure
3.11d and its nonideal transfer function is
Ai(s) =
1
(R + Zx)(Yy + sC)
A′v f (s)A′i f (s)(1 +YxR)
(1 +YxZ′′x )
, (3.33)
where Z′′x = R‖Zx. The equation shows that the integration time constant depends
similarly on the conveyor X-terminal impedance Zx. The capacitive part of the Y-
input admittance Yy adds on the integration capacitance C and therefore affects the
integration time constant. Additionally, the resistive part of Yy limits the DC-gain of
the integrator. Furthermore, additional capacitance or conductance at the Y-input will
affect the transfer function of the integrator and therefore an additional current buffer
is often needed to isolate the signal source.
As R > Z′′x , the zero deriving from the parasitic capacitance at X-terminal is at a
lower frequency than the pole deriving from the same capacitance and, as a conse-
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Figure 3.12 Sallen-Key low-pass filter implementations. (a) Voltage-mode filter using an
operational amplifier. (b) Current-mode filter using a current-conveyor CCII-.
quence, the integrator phase error at high frequencies is actually phase lead instead of
phase lag typical of most other integrator topologies. Thus most Q-enhancement tech-
niques for high frequency filters cannot be used with filters using current-conveyor
integrators.
Certain operational amplifier based filter topologies can be converted to current-
conveyor based circuits by applying the adjoint principle, described in Section 1.4.
An example of this is the Sallen-Key SAB (=single operational amplifier biquad) filter
in Figure 3.12a, which is converted to a CCII- based current-mode filter [3, 16, 17].
However, in the voltage-mode circuit, the operational amplifier operates as a voltage
follower and, as a result, its adjoint circuit element is a current follower. For this reason
a second generation current-conveyor can by used as a replacement for the operational
amplifier in a limited number of applications.
Perhaps the most useful current-conveyor application is, however, the instrumen-
tation amplifier [18]: a differential amplifier with a high common-mode rejection ratio
can be realised with two current-conveyors and two resistors without any matched
components. Instrumentation amplifiers are typically realised with three operational
amplifiers, as presented in Figure 3.13a. In order to reach a high common-mode re-
jection ratio (CMRR), all resistors but R1 must be matched or the resistor ratios must
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Figure 3.13 (a) A typical instrumentation amplifier using three operational amplifiers. (b) A
typical current-mode instrumentation amplifier.
be trimmed. The CMRR is similarly dependent on the voltage gain of the input stage
constructed of the first two operational amplifiers and resistors R1, R2 and R3 and,
as a consequence, a high CMRR can be realised only with a high voltage gain. Be-
cause of the gain-bandwidth product limitation of the voltage-mode operational am-
plifier, these high CMRR instrumentation amplifiers have generally a relatively low
bandwidth. Furthermore, the CMRR of the operational amplifiers decreases with fre-
quency, and is normally around 0 dB at the unity gain frequency and therefore good
common-mode rejection is difficult to maintain at high frequencies.
The current-mode instrumentation amplifier in Figure 3.13b overcomes most of
these difficulties [18]. In this circuit, there are only two resistors R1 and R2 which
set the gain of the amplifier according to the resistor ratio R2/R1. The bandwidth of
the conveyor instrumentation amplifier is similarly large with high voltage gains as
current-conveyors operate in open loop without the gain bandwidth product limitation.
The active current-to-voltage conversion, realised with the operational amplifier and
the resistor R2 also helps to extend the bandwidth at high values of R2 as the effect
of the parasitic capacitances at the conveyor Z-output is reduced by the operational
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amplifier open-loop gain Aol(s), so that
vout =− ioutR2
1 + 1+R2YzAol(s)
. (3.34)
In the case of a differential input voltage, when vin+ = vdm/2 and vin− =−vdm/2,
the current iout feeding the output current-to-voltage converter can be calculated as
iout,dm = vdm A′v f A′i f
1 +YxR1/2
R1 + 2Zx + 2YxR1Zx
. (3.35)
In this differential input signal case, the conveyor model parameters can be assumed to
be identical for both conveyors. These equations show that the differential voltage gain
is similar to the gain equation (3.28) of the noninverting voltage amplifier, in which
case, the effect of the conveyor X-impedance Zx is doubled because the input resistor
R1 is not grounded but floating between the two conveyor X-terminals. Therefore, for
a differential input voltage, the input resistor acts as a grounded resistor with a value
of R1/2 and thus the zero arising from the X-terminal parasitic capacitance is similarly
shifted up.
In the case of a common-mode input voltage, when vin+ = vin− = vcm, the mis-
match of the current-conveyor parameters must additionally be taken into account.
Therefore, in order to simplify calculations the common-mode output current is de-
rived separately for each parameter mismatch. By introducing a conveyor forward
voltage gain mismatch parameter ∆A′v f , which represents the difference between the
two conveyor forward voltage gain parameters, the common-mode output current is
iout,cm(∆A′v f )≈ vcm A′i f
∆A′v f + A′v fYx (R1 + 2Zx)
(1 +YxZx)(R1 + 2Zx +YxR1Zx)
. (3.36)
All other conveyor parameters are in this case assumed to be the average of the two
current-conveyor parameters. Similarly, the common-mode output current as a func-
tion of the X-terminal admittance mismatch ∆Yx is
iout,cm(∆Yx) ≈ vcm A′i f A′v f Yx
R1
(
1 + ∆Yx2Yx
)
+ 2Zx
R1 + 2Zx + 2YxR1Zx
(3.37)
≈ vcm A′i f A′v f Yx. (3.38)
For the last parameter mismatch ∆Zx the common-mode current gain is
iout,cm(∆Zx) ≈ vcm A′i f A′v f Yx
R1 + 2Zx
(
1 + ∆Zx2Zx
)
R1 + 2Zx + 2YxR1Zx
(3.39)
≈ vcm A′i f A′v f Yx. (3.40)
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As seen from the equations, the only mismatch parameter that produces a signif-
icant amount of common-mode output current is ∆A′v f , as already reported in [19],
when current-conveyors were implemented with standard 741 operational amplifiers
with power supply sensing. At that time, the voltage gain mismatch was deriving from
the bandwidth mismatch of two discrete low speed operational amplifiers, whereas in
the case of two integrated conveyors on the same chip, the gain mismatch is merely
a fraction of the mismatch of two discrete devices. Additionally, in the case of inte-
grated conveyors, the voltage follower bandwidth is commonly much greater than the
amplifier bandwidth and, as a consequence, bandwidth mismatch of A′v f (s) has little
effect.
Because the common-mode rejection above the amplifier -3 dB corner frequency
is seldom of interest, the terms that affect only the frequency behaviour near or even
above the amplifier corner frequency are neglected, so that the common-mode rejection
ratio of the current-mode instrumentation amplifier is approximated as
CMRR≈ 1
Yx (R1 + 2Zx)+
∆A′v f
A′v f
. (3.41)
Thus, there is no need to match resistors to reach high CMRR. However, in order to
maximise the CMRR, the input resistor R1 should be maintained as low as possible,
thereby minimising the X-terminal impedance Zx and the X-terminal admittance Yx.
The parasitic capacitance at the conveyor X-terminals in particular should be min-
imised in order to maintain an effective CMRR at high frequencies. Eventually the
forward voltage gain mismatch ∆A′v f will limit the CMRR if Zx and Yx are sufficiently
small.
3.2.4 Nonlinearity of the class-A CCII
There are three main sources of nonlinearity in the current-conveyor, the non-linear
forward voltage gain AV F , the non-linear X-terminal impedance ZX and the non-linear
forward current gain AIF . Because in most CMOS CCII topologies the linear input
voltage range is quite limited, the nonlinearity of the AV F is arising from clipping
with large input voltage swings. Additionally, the bulk-effect may add distortion in
simple voltage-follower implementations as in Figure 3.8a. Other nonlinearities in the
input voltage follower are largely arising from the X-terminal impedance ZX , which
is a nonlinear function of iX . Moreover, in most cases, all nonlinearities of the input
voltage follower can be modelled in the non-linear ZX .
In most current-conveyor applications, the non-linear impedance ZX is in series
with an external linear resistor R and thus the low-frequency distortion arising from ZX
is attenuated by the linear resistor R, as in source degenerated common source MOS-
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transistor amplifier stages (or emitter degenerated common-emitter bipolar transistor
amplifier stages). As signal frequencies increase, this “X-degeneration” resistance is
increasingly shunted by a parasitic capacitance and therefore distortion, arising from
ZX , increases with frequency.
In the simple class-A CMOS CCII- implementations of Figure 3.8a and b, the non-
linearity of the forward current gain AIF is quite weak and thus almost all distortion is
generated in the non-linear X-terminal impedance ZX . However, in the simple class-A
CMOS CCII+ of Figure 3.8c the most significant source of low frequency distortion is
the threshold voltage mismatch in the output current-mirror, and as the signal frequen-
cies increase, the distortion deriving from the parasitic capacitances at the X-input and
the current-mirror input node, begin to dominate.
3.2.5 Alternative class-A CCII topologies
The two simple implementations of the negative second generation current-conveyor
CCII- discussed so far have similar nonidealities as the simple class-A current buffer
implementations, with the addition of a voltage input and output. All of such im-
plementations have a moderately low X-terminal impedance, which results in quite
significant voltage and current gain errors in many applications. Unfortunately, this
X-terminal impedance is further increased by the nonzero reverse voltage gain Avr.
The CCII+ implementation discussed earlier suffers from similar problems. Con-
sequently, X-terminal impedance is not increased by the reverse voltage gain, while the
X-terminal impedance depends on the transconductance of a PMOS-transistor, which
has typically 2-4 times lower transconductance with identical aspect ratio and bias cur-
rent than an NMOS transistor. Therefore the discussed CCII+ has higher gain errors
and narrower bandwidth than a NMOS current-mirror with comparable device sizes.
Furthermore, as in most current-conveyor applications there is no global feedback
present to reduce the nonlinearity of the main amplifier, the current-conveyor should
be as linear as possible. The X-terminal impedance is similarly important in this case
since, in most conveyor circuits, this non-linear impedance is in series with an external
gain setting resistor and consequently decreasing ZX additionally decreases distortion
if the gain resistance is maintained constant.
A straight-forward method for lowering the X-terminal impedance is to realise the
input voltage follower with a more complex closed loop amplifier, as depicted in Figure
3.14. In Figure 3.14a, the transconductance of the source-follower transistor M1is
boosted with an additional transconductance amplifier A1, providing external voltage
gain Av = gmgo . In most cases, a simple differential amplifier stage provides enough
additional amplification. The transconductance of the amplifier A1 can be quite large
without any stability problems. In addition to the lowered X-terminal impedance,
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Figure 3.14 Lowered X-terminal impedance by additional loop gain. (a) Enhanced input
voltage follower. (b) A class-A operational amplifier with a replica output.
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the added loop gain additionally makes the voltage-follower less sensitive to the bulk
effect.
An alternative way to realise a second generation current conveyor is to build the
conveyor out of a Miller-compensated operational amplifier, as presented in Figure
3.14b. In this case, the Z-output is realised by a replica output. However, without
any cascode devices, significant errors in the Z-output current arising from channel
length modulation will result. The cascode transistors must be added to both X- and Z-
terminals to ensure insensitivity to channel length modulation, which involves adding
an extra pole to the input voltage follower feedback loop. As a consequence, a larger
compensation capacitor C is needed, and a lower bandwidth in a normal Miller com-
pensated operational amplifier will result. Thus, this conveyor topology would not be
an ideal solution for high-speed applications.
The replica output operational amplifier approach has still the advantage that the
voltage swing at the X-terminal is large, and if the input stage of the amplifier A1 has a
large input voltage swing, the Y-terminal voltage swing can similarly be increased. By
using both NMOS and PMOS differential stages, a rail-to-rail input range amplifier can
be constructed, as published in many papers [22, 23, 24]. Hence, using this technique
in the current-conveyor a wide input voltage range both in Y- and X-terminals can be
achieved [25]. Although such a rail-to-rail current-conveyor is complex and slow, it has
applications in input voltage to current converters and current-mode instrumentation
amplifiers.
A simple way to lower the X-terminal impedance is to add a CCI-like local feed-
back loop to the class-A CCII+ topology. When the diode connected PMOS transistor
M3 in the class-A MOS CCI of Figure 3.2 is changed to an NMOS source-follower and
the obsolete current source IBY is dropped off, the result is the circuit of Figure 3.15a,
where the X-terminal impedance equations (3.2) and (3.4) similarly apply to this topol-
ogy. However, in order to reach low X-terminal impedance, the transconductances of
the NMOS transistor M3 and the PMOS transistor M4 should be well matched, which
is impossible when relying on current CMOS technologies. Moreover, if the NMOS
transistor transconductance gm3 is smaller than the PMOS transistor transconductance
gm4 the X-terminal impedance may turn negative and thus cause instability. Since the
mobility of the electrons may easily vary between two to four times the mobility of the
holes, the NMOS transistor transconductance gm3 must be significantly higher than
gm4 in order to avoid instability. Therefore, the X-terminal impedance cannot be de-
signed as low as in the first generation current-conveyor and similarly the variation of
the impedance is larger.
As a consequence of the uncorrelated threshold voltages and bulk effects of the
NMOS and the PMOS transistors, there is a significant offset voltage and gain error
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Figure 3.15 (a) A class-A CCII+ topology that lowers Zx with a CCI-like local feedback
[26]. (b) A similar topology, which lowers the X-impedance in the expense of the current gain
accuracy [28].
present in the input voltage follower and both of these errors have large variations.
Furthermore, if both M3 and M4 are realised without floating wells the input offset
voltage and the X-terminal impedance is a function of the Y-terminals input voltage
and thus additional distortion is generated. Unfortunately, realising only one of the
transistors M3 or M4 as a floating well device serves only to make matters worse,
since the bulk effect of the other transistor is not even partially canceled by the other
transistor. Therefore, for the best result, a twin-well CMOS-process should be used to
realise this conveyor.
The X-terminal impedance can be lowered if the input transistor M2 in the NMOS
current-mirror is changed to a PMOS transistor. In this case, the mirroring ratio of
the current-mirror tracks the mobility ratio of NMOS and PMOS transistors and better
matching of transconductances gm3 and gm4 is achieved. Furthermore, this method
helps to reduce the input offset voltage between Y- and X-terminals. In order to reduce
the inaccuracies arising from the bulk-effect, a floating p-well NMOS device (M3) is
needed in addition to the floating n-well PMOS devices (M2 and M4) and thus a twin-
well CMOS-process is needed.
Unfortunately, as a result, the current gain from X to Y is a function of hole and
electron mobilities. Thus, the bias current IBZ cannot be equal to IBX but it must be
generated with a similar PMOS/NMOS hybrid current mirror as the Z-output current
mirror is generated. However, no additional bias circuits are needed for a push-pull
voltage follower realised with this principle [27]. In the case of a current-feedback
operational amplifier [28], the uncertainty in the conveyor current gain does not rep-
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resent as much a problem because then the second-generation current-conveyor forms
the input stage of a high-gain feedback amplifier. Similar current-conveyor topologies,
which similarly try to match the NMOS and PMOS threshold voltages and transcon-
ductances, have been published before [29, 30], but they require a twin well CMOS-
process for accurate operation. Moreover, they are much more complicated.
3.2.6 Push-pull CCII topologies
Basic operation of a push-pull CCII+
A positive second generation CMOS current-conveyor in a push-pull amplifier config-
uration is presented in Figure 3.16. Unlike in the basic first generation push-pull con-
veyor of Figure 3.4a, in this conveyor the quiescent current is set directly to IB by two
current sources. In this topology, current flowing into the X-terminal is nonlinearly
divided into signal paths through either an NMOS or a PMOS current-mirror which
are summed up at the Z-output. Therefore, this current division must be analysed as
mismatches in these signal paths may affect the conveyor linearity.
If one assumes that β3 = β4 = βp, β7 = β8 = βn, VT 3 = VT 4 = VT p and VT 7 = VT 8 =
VT n, the drain currents of the X-input transistor M4 can be expressed as a function of
the input voltage vX :
iD4 =
 IB + vX
√
2βpIB + 12 βpv2X if vX >−
√
2IBβp
0 if vX <−
√
2IBβp
, (3.42)
and similarly for M8:
iD8 =
 IB− vX
√
2βnIB + 12 βnv2X if vX <
√
2IBβn
0 if vX >
√
2IBβn
. (3.43)
Then the short transition to weak inversion before the transistors turn off completely
is neglected, as this current does not normally contribute to a large error in the total
current flowing into the X-terminal if the bias current IB is sufficiently large. Therefore,
the X-terminal current could be a linear function of the X-input voltage
iX = iD4− iD8 = vX
√
2IB
(√βn +√βp)+ 12v2X (βp−βn) , (3.44)
if βn = βp and |iX |< 4IB.
In Figure 3.17, the drain currents of the transistors M4 and M8 are represented
graphically in the ideally matched case. This representation clearly shows that none
of the transistors in the push-pull conveyor drops off the saturation region until the
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Figure 3.16 Push-pull MOS CCII+.
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X-input signal current is almost four times the bias current IB, and thus the class-A
operation range of the push-pull conveyor is almost four times greater than in the sim-
ple class-A CCII+. The push-pull conveyor additionally operates with larger current
signal amplitudes than 4IB, but with increased nonlinearity.
When compared to a push-pull CCI with the corresponding quiescent current in
Figure 3.5, the class-A region is doubled. Furthermore, in the push-pull CCII+ the
transition from the class-A into the class-B region is smoother than in a push-pull CCI
and consequently less cross-over distortion is expected in a push-pull CCII+ than in a
push-pull CCI. The internal feedback of the CCI also results in a longer transient while
one of the half-circuits turn on as the conveyor enters the class-A region once more,
and consequently the cross-over distortion represents a more significant problem at
high frequencies in a push-pull CCI than in a push-pull CCII+.
Basic operation of a push-pull CCII-
In addition, negative second-generation current-conveyors can be realised with a CMOS-
technology, as the simple MOS implementation in Figure 3.18 reveals. It can operate
with lower supply voltages than the positive push-pull conveyor of Figure 3.16 be-
cause, in this configuration, the source voltages are lower and hence the gate-source
voltages are not increased as much as in the positive conveyor because of the bulk ef-
fect. However, this conveyor operates exclusively in the class-A region and, as a con-
sequence, it is much more feasible to use differential structures rather than a push-pull
negative conveyor as larger voltage swing with lower supply voltages can be achieved
with better linearity.
M2M1
VDD
IBB
IBB
XZY
VSS
M M43
Figure 3.18 A push-pull MOS CCII-.
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X-terminal impedance
As the equation (3.44) shows the linearity of the X-terminal impedance in the sim-
ple push-pull CCII+ depends strongly on the matching of the parameters βn and βp.
Unfortunately, these parameters are uncorrelated and thus there is always second or-
der nonlinearity present in the push-pull CCII X-terminal impedance. However, when
compared to the class-A CCII+ where iX = iD4− IB, the nonlinearity is attenuated by∣∣∣βp−βnβp ∣∣∣. Thus, even in a worst case β mismatch situation, this second order term is
typically three times lower in the push-pull CCII+ than in the simple class-A CCII+.
Additionally, the X-terminal impedance is approximately two times lower than in the
simple class-A CCII+:
Zx =
1
√
2IB
(√βn +√βp) . (3.45)
The required matching of the parameters βn and βp brings about a situation in
which the PMOS input transistors M3 and M4 cannot be realised as floating well de-
vices unless the NMOS input transistors M7 and M8 can similarly be realised as float-
ing well devices. Unfortunately, this is possible only with relatively rare and high-cost
twin-well CMOS-processes. Therefore with standard n-well CMOS-processes relative
large supply voltages are required.
In most cases, the nonlinearity of the X-terminal contributes only indirectly to am-
plifier nonlinearity as in the case of current-mirrors. When the X-terminal is used as a
current input, the nonlinearity of input impedance generates significant amount of dis-
tortion only at high frequencies. Fortunately, this distortion is significantly lower than
in current-mirrors as the impedance is less non-linear because of the push-pull struc-
ture. However, as the NMOS and PMOS current-mirrors do not have equal bandwidths
there is nevertheless significant high frequency distortion in the push-pull CCII+ aris-
ing from this unsymmetrical high frequency large signal behaviour.
When there is an external impedance, for example a resistor, connected to the X-
terminal, as in the current-conveyor applications in Figure 3.11, 3.12 and 3.13, the
nonlinearity of the X-terminal impedance exerts a stronger influence on the distortion.
If as low distortion as possible is desired, the large mismatch between NMOS and
PMOS transistors is no longer tolerable. A push-pull current amplifier that requires
only one type of MOS-transistors for linearised X-terminal impedance was published
in 1987 [31]. A version of this circuit topology, optimised for low-cost n-well CMOS-
processes, is presented in Figure 3.19, where the input current is divided into push and
pull currents with two PMOS transistors M1 and M5 of identical sizes. The NMOS
current-mirror has very little effect on the high frequency behaviour of the circuit as
the gate capacitances of the PMOS current-mirror and the bulk capacitance of the input
transistor M5 are connected to the X-input and thus totally dominate the high frequency
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Figure 3.19 A push-pull current amplifier that does not require good matching between NMOS
and PMOS transistors to maintain linear X-terminal input impedance. [31]
response. Unfortunately, this topology cannot be used as a general purpose CCII as the
Y-terminal voltage controls the quiescent current of the push-pull amplifier and thus
the Y-terminal cannot be used as a signal input.
Current gain nonlinearity
Generally. the most significant nonlinearities are involved in the current gain path
from the X-input to the Z-output. The push-pull connection brings symmetry to the
circuit and thus reduces the second order nonlinearities in a similar way to differential
structures. Because of this symmetry, the distortion arising from the channel length
modulation is attenuated in a push-pull conveyor, although it is not entirely cancelled
out. Therefore, adequate distortion performance can be obtained by implementing
cascode current-mirror topologies, which are sensitive to the channel length modula-
tion. Thus, a push-pull CCII+ topology with simple cascodes at the output is used,
as seen in Figure 3.20 to show experimentally the typical distortion performance of a
push-pull conveyor. In order to minimise the gain error deriving from the low qual-
ity output cascode current-mirrors, the cascode transistors M9 and M10 are biased so
that main mirror transistors have identical drain voltages in both NMOS and PMOS
current-mirrors. This limits the Z-output voltage swing but, as the voltage swing at Y-
and X- terminals are very limited because of the bulk effect, the voltage swing of the
Z-terminal is seldom fully utilised.
Two series of simulations are performed to show the overall distortion behaviour of
the push-pull conveyor. Firstly, the distortion is simulated at a fixed and low frequency
(1 Hz) as a function of the input current signal amplitude. Secondly, the distortion is
simulated as a function of frequency with a moderate input current signal amplitude.
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Figure 3.20 Push-pull MOS CCII+ with output cascodes.
Transistors Aspect ratio / µm/µm
M1, M2, M7, M8 , M11 and M12 100/5
M3, M4, M5, M6, M14 and M15 300/5
M9 and M13 100/2
M10 and M12 300/2
Table 3.1 Transistor dimensions of the cascode push-pull MOS CCII+ of Figure 3.20
In both series of simulations, the push-pull CCII+ is compared with the lower half-
circuit and the upper half replaced with current sources. In the push-pull conveyor, the
quiescent current is set to 25 µA, with the current source IB, whereas the half-circuit is
biased with 100 µA current sources. Thus, both the half circuit and the push-pull circuit
have comparable class-A regions of operation. In all simulations, no threshold voltage
mismatches are assumed in the circuit as this would have increased the simulation task
considerably.
The simulation results of the low frequency distortion as a function of signal am-
plitude are presented in Figure 3.21. The results clearly show that the push-pull cir-
cuitry effectively reduces the second order distortion, which in this case is deriving
from channel length modulation. However, the third order distortion is higher in the
push-pull conveyor than in the half-circuits. However, the unsymmetrical second or-
der nonlinearity of the half circuits changes to symmetrical third order nonlinearity
in the push-pull conveyor. The level of distortion is quite moderate until clipping
occurs. However, if the threshold voltage mismatch is included and worst case match-
ing of NMOS and PMOS transistor parameters are assumed, the distortion increases
quite significantly and thus it is doubtful whether using better cascode current-mirror
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Figure 3.21 Simulated distortion of a push-pull CCII+ as a function of signal amplitude com-
pared to the distortion of the lower half-circuit operating alone. The push-pull conveyor has a
quiescent current of 25 µA and the the half-circuit is biased with four times larger currents i.e.
100 µA, so that both amplifiers have in theory equal class-A regions.
topologies could significantly enhance the distortion performance.
At low frequencies, the nonlinearity of the upper and lower half-circuits can be
transformed to the nonlinearity of the push-pull amplifier by the methods described in
Appendices A and B. The equations in Appendix A explain the reduction of the second
order distortion but the third order distortion equation does not work as well. However,
the lambda model based third order distortion equations were inaccurate, even for sim-
ple class-A current-mirrors. Additionally, the fact that the push-pull connection of the
CMOS CCII+ extends the class-A operating range to four times the quiescent current
is not included in Equations (B.8) and (B.9) of Appendix B.1 so certain differences
can be expected. In effect, the third order distortion follows better Equation (B.17) of
Appendix B.2 where the class-B operation is assumed.
Alternative methods for predicting the distortion has been published [32,33,34,35].
These methods assume that the class-A region is so small that it can be neglected and
thus the resulting equations include large errors near the class-A region. However,
the simulations show that the transistors in a CMOS push-pull conveyor easily fall off
their proper operation regions with larger current signal amplitudes and thus the class-
B region is often merely a narrow transition region between the class-A region and
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Figure 3.22 Simulated frequency response and distortion as a function of frequency of a
push-pull CCII+ compared to the lower half-circuit operating alone with four times larger bias
currents. The input signal peak amplitude is 20 µA so that the modulation index can be assumed
as 0.2 in both circuits.
signal clipping. Therefore, in order to maximise the operation in the class-B region,
the quiescent current must be very low and consequently the bandwidth of the amplifier
remains limited.
The simulated distortion as a function of frequency with an input signal peak am-
plitude of 20 µA is presented in Figure 3.22. The simulation results show that the
push-pull configuration can attenuate second order nonlinearities only at moderately
low frequencies. The high frequency distortion is high, with signal amplitudes compa-
rable to the quiescent current. Therefore, push-pull conveyors can adequately operate
in the class-B region probably only with signal frequencies two decades lower than the
conveyor -3 dB corner frequency.
The distortion calculation methods for push-pull amplifiers mentioned earlier are
based on the nonlinearities in the DC transfer curve. Therefore, they cannot be used
to describe the frequency dependent nonlinearities. Furthermore, the operation of the
push-pull structure is too strongly non-linear for Volterra-analysis, and by using the
harmonic balance technique only numerical results can be obtained. However, sym-
bolic equations for the high frequency distortion of the push-pull CMOS conveyors are
probably not needed. Simple simulations and a degree of intuition should be enough
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to discourage the use of push-pull techniques at high frequencies, at least in the case
of the CMOS technology. Fortunately, most differential structures maintain good bal-
ance, even near the corner frequency of the amplifier, although they are limited to
class-A operation.
3.3 Third generation current-conveyor CCIII
Yet another current-conveyor was proposed in 1995 [36]. The network of this third
generation current-conveyor CCIII is formulated in a matrix form as follows iyvx
iz
=
 0 −1 01 0 0
0 1 0

 vyix
vz
 . (3.46)
The operation of the third generation current-conveyor CCIII is similar to that of the
first order current-conveyor CCI, with the exception that the currents in ports X and Y
flow in opposite directions.
A CMOS realisation on the CCIII was also proposed in the same year [37] and is
presented in Figure 3.23. It is a push-pull conveyor built from four simple first gen-
eration current-conveyors. Thus, the X- and Y-terminal impedances are maintained
comparably low. However, the impedance level is sensitive to threshold voltage mis-
matches. The quiescent current is similarly very sensitive to process and supply volt-
age variation and consequently the quiescent current control schemes [9] described in
3.1.4 must be added to the circuit.
This current-conveyor can be used as an active current probe. The typical current
measurement set-up presented in Figure 3.24a, where the voltage drop over a small
shunt resistor is amplified with a voltage amplifier, is problematic if a low shunt resis-
tance is required. In such a case, a large voltage gain is needed to amplify this small
voltage drop VR across the resistor R, which limits the measurement bandwidth and
makes the measurement more sensitive to offset voltage, noise, and RF-interference.
By using the CCIII in preference to the shunt resistor, the voltage drop can be main-
tained small without other problems arising. However, as the circuit is relatively com-
plex, its bandwidth cannot be very wide. Moreover, in the case of CMOS-technology
very large currents cannot easily be measured.
As the input current flows into the Y-terminal and out from the X-terminal, one
might think that a differential current input could be realised with this amplifier. How-
ever, the CCIII has a high input impedance with common-mode current signals, i.e.
identical currents are fed both to Y- and X-terminals. Therefore common-mode cur-
rents can push the input terminals out from the proper operation range. Thus, unfortu-
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Figure 3.23 A CMOS implementation of the third generation current-conveyor CCIII [37].
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Figure 3.24 Current measurement (a) with a voltage amplifier and (b) with a third generation
current-conveyor CCIII.
nately, this conveyor has not many applications other than the current probing.
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Chapter 4
Current-mode feedback amplifiers
4.1 Current-feedback operational amplifier
The current-feedback operational amplifier presented in Figure 4.1a is in effect a pos-
itive second generation current-conveyor CCII+ with an additional voltage buffer at
the conveyor current output [1, 2, 3]. The current at the inverting input of the current-
feedback operational amplifier is transferred to the high impedance current-conveyor
output Z, causing a large change in output voltage. The current-feedback operational
amplifier has a transresistance equal to the impedance level at the conveyor Z-output.
Therefore, in the literature, the current-feedback operational amplifier is also referred
to as a transimpedance amplifier.
Several semiconductor manufacturers have current-feedback operational ampli-
fiers in their product range. They are typically realised with rather costly and com-
plex complementary bipolar integration processes because a typical bipolar current-
feedback operational amplifier, presented in Figure 4.1b, requires pnp-transistors with
comparable fT to npn-transistors for optimal operation. Both the input and output
voltage followers are usually implemented with identical push-pull voltage follower
structures but, since only the output buffer (Q13...Q16) must drive significant amount
of current to the load, these buffers are biased differently. In certain current-feedback
operational amplifiers, the input voltage follower (Q1...Q4) is alternatively realised
with two current-mirrors, as in the CMOS push-pull CCII+ in Figure 3.16.
In order to reach high transimpedance gain the impedance level at the node TZ
is maintained high by cascode current-mirrors, typically Wilson-type current mirrors
such as the npn-mirror Q5...Q7 and the pnp-mirror Q9...Q11. The slew-rate of the
current-feedback operational amplifier is large (typically over 1000 V/µs) because the
push-pull current-conveyor can supply several (or tens of) milliamperes to the parasitic
capacitances at the high impedance node TZ. Because the parasitic capacitance at the
node TZ degrades the high frequency performance of the amplifier this node is usually
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Figure 4.1 (a) The operating principle of the current-feedback operational amplifier. (b) The
simplified schematic of a typical commercial current-feedback operational amplifier.
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maintained as an internal node. However, there is at least one commercial current-
feedback operational amplifier, the AD844 [4], where the user has access to the high
impedance node TZ. This amplifier can also be utilised as a second generation current-
conveyor and consequently many other applications are possible with this amplifier
than with other commercial current-feedback operational amplifier. Additionally, there
is also a very high-speed commercial current-feedback operational amplifier, in which
the current-conveyor and the voltage buffer have separate inputs and outputs, namely
the OPA 660 [5].
In most current-feedback operational amplifier implementations, the current-mirrors
supply dynamic bias currents to the input transistors of the output voltage follower (Q13
and Q15) by additional transistors Q8 and Q12. This helps the output buffer to supply
larger currents to the load as the internal circuitry can now supply more base current
to the output transistors.
The distortion is low in most current-feedback operational amplifiers because the
used output stages, bipolar push-pull voltage followers, have intrinsically low distor-
tion, which is reduced yet further by feedback in closed-loop configuration. How-
ever, with simpler voltage follower structures, more distortion is generated, partic-
ularly in the case of low impedance loads but even then the distortion performance
of the current-feedback operational amplifier compares well to typical voltage-mode
operational amplifiers as discussed in Appendix C.
4.1.1 Closed loop bandwidth
The current-feedback operational amplifier can be used as a traditional operational
amplifier in inverting and non-inverting configurations if the feedback is resistive, as
presented in Figures 4.2a and b. For the calculations, a simplified macromodel for the
current-feedback operational amplifier was used (Figure 4.2c). In the internal current-
conveyor model the X-terminal admittance Yx is omitted as the low impedance feed-
back network dominates the impedance level at the noninverting input anyway. In
addition, no high frequency nonidealities are included in the two voltage followers. If
we assume a one pole frequency response for the current-feedback operational ampli-
fier so that Ai(s) = Ai and Yz = sCz we can express the closed loop voltage gain for the
noninverting amplifier circuit as
Avcl(s) =
1 + R2R1 + s
CzZo
Ai
1 + sCzAi
(
R2 + Zo
(
1 + ZxR1
)
+ Zx
(
1 + R2R1
)) . (4.1)
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Accordingly, for the inverting voltage amplifier the closed loop voltage gain is
Avcl(s) =
−R2R1 + s
CzZoZx
AiR1
1 + sCzAi
(
R2 + Zo
(
1 + ZxR1
)
+ Zx
(
1 + R2R1
)) . (4.2)
It can clearly be seen that the frequency response is almost the same for both amplifier
topologies, except that the DC-gain and the right half-plane zeroes differ slightly.
If both Zx and Zo are assumed far smaller than R2, the corner frequency does not
depend on the resistor ratio R2R1 as in voltage-mode operational amplifiers but only on
the feedback resistor R2,
ω0cl =
Ai
Cz
(
R2 + Zo
(
1 + ZxR1
)
+ Zx
(
1 + R2R1
)) ≈ Ai
R2Cz
. (4.3)
Therefore, there is no fixed gain-bandwidth product, as in voltage-mode operational
amplifiers. However, there is a limit for the gain-bandwidth product
lim
R1→0
ω0cl×Avcl(0) = AiZxCz
R2
R2 + Zo
≈ Ai
ZxCz
(4.4)
A typical current-feedback amplifier integrated with a complementary bipolar pro-
cess has a constant bandwidth of 10...100 MHz up to gains of 20...30 dB. Then the
current gain Ai of the internal current-conveyor is one. The constant bandwidth gain
range can be increased to 40 dB with additional circuit techniques that enable a slight
increase in current gain of the bipolar current-mirrors without sacrificing speed [6].
Increasing the constant bandwidth range to yet higher gains is difficult as in this case
the non-dominant poles of the amplifier deriving from the current-mirrors and voltage
buffers will limit the bandwidth and cause stability problems. The constant bandwidth
can be extended to higher closed loop gains if the feedback resistor R2 is set to a higher
value but this occurs at the expense of bandwidth.
Because of the low impedance level at the inverting input of the current-feedback
operational amplifier, all operational amplifier circuits cannot be realised with current-
feedback operational amplifiers. For example, in a voltage-follower configuration,
two voltage-follower outputs, namely the internal current-conveyor voltage-follower
output and the output of the whole amplifier, are connected together. Therefore, there
is a minimum resistance which can be connected between the output and the inverting
input to ensure stability and fast settling.
In the conventional realisation of a noninverting amplifier of Figure 4.2a, a voltage-
mode operational amplifier rather than the current-feedback amplifier is used. In this
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Figure 4.2 Voltage amplifier configurations of current-feedback operational amplifier. (a)
Noninverting voltage amplifier. (b) Inverting voltage amplifier. (c) Simplified current-feedback
operational amplifier macromodel for the calculations.
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case, the closed loop gain becomes
Avcl(s) =
1 + R2R1
1 + s Ccgm
(
1 + R2R1
) , (4.5)
if a one-pole model with infinite DC-gain and zero output impedance is assumed, so
that the open loop gain of the voltage-mode operational amplifier is Avol = gmsCc . Thus,
if the pole of the voltage-mode operational amplifier closed-loop gain is compared to
Equation (4.3), a relation between the voltage-mode operational amplifier transcon-
ductance and the current-feedback amplifier circuit parameters results
gm =
Ai
(
1 + R2R1
)
R2 + Zx
(
1 + R2R1
) , (4.6)
if Cc = Cz and Zo = 0. Therefore, the current-feedback operational amplifier can be
considered as a voltage-mode operational amplifier with a variable transconductance
and thus with a variable gain-bandwidth product. This account for the high speed oper-
ation of the current-feedback operational amplifier as most conventional voltage-mode
operational amplifiers are compensated to be unity gain stable, whereas a current-
feedback operational amplifier can be left almost uncompensated because its gain-
bandwidth product reduces approximately to 1CzR2 in the unity gain configuration [7].
The compensation of a discrete voltage-mode operational amplifier can be externally
adjusted only with an off-chip capacitor and, since this adds more parasitic capaci-
tance to the amplifiers signal path, there are only a few old operational amplifiers in
the market with this feature. Therefore, the adjustment of the amount of compensation
with the feedback resistor R2 can be a useful feature in discrete operational amplifier
circuits. However, when integrating a large analogue system into one chip this feature
is no longer as useful as in this case the compensation capacitor of a voltage-mode
operational amplifier is easily rescaled if less than 100% feedback is used.
4.1.2 Integrator implementations
If the feedback resistor R2 in Figures 4.2b is replaced with a capacitor, an inverting
lossless integrator will result as in Figure 4.3a with a transfer function
Avcl(s) =
sZxZoCYz−Ai
sC (RYz (Zx + Zo)+ RAi + ZxZoYz)+Yz (R + Zx)
. (4.7)
The terms Ai and Yz are frequency dependent and this results in a third order transfer
function. Moreover, since the minimum feedback resistance requirement is broken
at high frequencies, it is very difficult to avoid stability problems with this integrator
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Figure 4.3 Lossless integrators implemented with current-feedback operational amplifiers. (a)
Operational amplifier like inverting integrator. (b) An alternative inverting integrator realisa-
tion utilising the internal gain node of the current-feedback operational amplifier. (c) A similar
noninverting integrator.
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topology. However, it is possible to compensate the resulting integrator with tech-
niques described in [8]. In practice this involves adding capacitance in parallel with
Yz. Unfortunately, this is possible only with a few commercial current-feedback oper-
ational amplifiers such as AD844 and OPA660 [4, 5] which has the internal current-
conveyor output Z available as an additional pin.
The problems involved in the discussed integrators can be avoided by using an in-
tegrator realisation of Figure 4.3b. Then the resulting transfer function is significantly
simpler
Avcl(s) =− Ai
s(R + Zx)(C +Cz)
. (4.8)
Since the dominant pole of the amplifier is now shifted down and used as the integrator
time constant good phase response can be obtained even with relatively high frequen-
cies. Furthermore, also noninverting integrators can be realised only by changing the
signal input to the noninverting input as depicted in Figure 4.3c. Several filter realisa-
tions utilising this kind of integrators have been published [9, 10, 11, 12]. However, as
all these circuits use the internal current-conveyor output as the integration node these
filters are actually current-conveyor filters. Moreover, these filters can be realised only
with the AD844 or as full custom integrated circuits.
Furthermore, those commercial current-feedback operational amplifiers without
access to the internal conveyor output node can be used to build continuous time fil-
ters utilising the active-R technique developed in the 1970’s [14]. This technique uses
the dominant pole of the voltage-mode operational amplifier as an integrating time
constant. However, as the time constant depends on the transconductance of the differ-
ential input stage, the integrating time constant is sensitive to process and temperature
variation. Moreover, the non-dominant poles of a voltage-mode operational ampli-
fier can cause problems in active-R filters. When this filter technique is applied to
current-feedback operational amplifiers the time constants are easily adjusted with ex-
ternal resistors and therefore sensitivities to process variation and parasitic poles can
be significantly reduced [15].
4.1.3 Self-compensation of voltage followers
An interesting feature in the current-feedback operational amplifier design is the band-
width optimisation of voltage followers. A typical voltage follower requires a resistor
R rather than a short circuit between inverting input and amplifier output as seen in
Figure 4.4a which results in a transfer function
Avcl(s) =
1 + sCzZoAi
1 + sCzAi (R + Zo + Zx)
, (4.9)
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Figure 4.4 Voltage followers realized with current-feedback operational amplifiers. (a) A
typical realisation. (b) A self-compensated voltage follower.
if Yz(s) = sCz is assumed and the loading effects are neglected. However, if the output
signal is taken from the noninverting input of the current-feedback operational ampli-
fier, a circuit depicted in Figure 4.4b [16] results. Then the transfer function changes
to
Avcl(s) =
1 + sCzAi (R + Zo)
1 + sCzAi (R + Zo + Zx)
. (4.10)
Thus, almost perfect pole zero cancellation can be achieved if R is large enough or Zx
is very small. Unfortunately, the voltage drop across the resistor R can limit the output
voltage swing when driving low impedance loads. Too large a feedback resistance can
also shift down the pole deriving from the parasitic capacitances at the output of the
current-feedback operational amplifier.
4.1.4 Common-mode rejection
The common-mode rejection of current-mode instrumentation amplifiers utilising second-
generation current-conveyors was discussed earlier in Section 3.2.3. Because the in-
put stage of the current-feedback operational amplifier is a second-generation current-
conveyor similar common-mode behaviour could be expected. However, the common-
mode behaviour of the current-mode instrumentation amplifier does not explain the
common-mode gain mechanisms in the current feedback operational amplifier as this
common-mode signal is inserted into the circuit in an entirely different way.
The common-mode gain of a current feedback operational amplifier is measured
and calculated as if it were a normal voltage-mode operational amplifier, as depicted in
the test set-up of Figure 4.5a. Therefore, the dominant source of the output common-
mode voltage is not the conveyor X-terminal admittance Yx but rather the gain error
in the voltage gain from Y to X (Av f ). This gain error produces a Z-output current
inversely proportional to the X-terminal impedance. This error is generated by the
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Figure 4.5 (a) CMRR test for a current-feedback operational amplifier. (b) CMRR test for a
differential amplifier application.
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limited output conductance of the input transistors [1, 17, 18]. Most techniques that
improve the DC-accuracy of the current feedback operational amplifier similarly im-
prove the CMRR of the amplifier. In certain current-feedback amplifiers, these errors
are reduced by laser trimming.
Similarly, in the test set-up of Figure 4.5b, corresponding mechanisms produce
the common-mode output voltage. In the case of voltage-mode operational amplifiers,
maximum CMRR is reached with the test set-up of Figure 4.5a. Similar CMRR per-
formance to the test set-up of Figure 4.5b can be reached with ideally matched resistor
ratios. However, in the case of a current-feedback operational amplifier, the maximum
CMRR is reached in the test set-up of Figure 4.5b. Thus, the resistor ratios are not ide-
ally matched but suitably unbalanced in order to cancel out the input voltage follower
gain error and other nonidealities [17].
4.1.5 CMOS implementations
CMOS implementations of current-feedback operational amplifiers have been reported
[19,20,21,22]. However, CMOS integration technologies entail certain problems with
regard to implementing current-feedback operational amplifiers. Using a class-A in-
put conveyor, the input voltage range and the slew rate is comparable to conventional
voltage-mode operational amplifiers. If high slew rate required with CMOS imple-
mentations, push-pull current-conveyors must be used. In this case, relatively large
supply voltages are required and yet very limited input voltage range is achieved. The
X-terminal impedance Zx of the input conveyor plays an important role in maximiz-
ing the closed loop bandwidth. Since CMOS voltage followers have higher output
impedances than bipolar voltage followers the maximum gain-bandwidth product is
significantly lower in CMOS than in bipolar realisations. However, CMOS realisa-
tions have at least one advantage over the bipolar realisations: the impedance level
at the conveyor output can easily be designed to a high value and thus large low fre-
quency transimpedance gain is easily achieved in CMOS current-feedback operational
amplifiers.
Perhaps the most promising CMOS current-feedback operational amplifier topol-
ogy is presented in Figure 4.6 [20, 21]. This uses first generation current-conveyor
like local feedback to lower voltage follower output impedance ,described earlier on
page 75. The current-mirror structure used automatically matches the voltage-follower
output transistor transconductances and thus optimal output impedance linearity is ob-
tained. The current-gain of the input conveyor is not one but a ratio of NMOS and
PMOS transistor process parameters. This uncertainty in the amplifier open loop gain
does not present a problem since there is usually enough open loop gain. However, the
variation in input conveyor current gain makes it unsuitable for most filter applications.
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Figure 4.6 A CMOS current-feedback operational amplifier with low Zx.
Recent test results of this amplifier topology realised with a standard n-well 0.6
µm CMOS process exhibit 120 MHz bandwidth with a 12 mW power dissipation with
a single 5 volt supply [21]. Although the performance of this CMOS current-feedback
operational amplifier is comparable to bipolar implementations in many respects, the
slew rate of the CMOS amplifiers falls more than one decade behind from bipolar
implementations. That is partly caused by the mirror topology used. As a consequence
of to the bulk effect, the threshold voltages of transistors M4 and M10 are very large,
which leads to very small aspect ratios for the main mirror transistors M3, M5, M9 and
M11 and limited current drive capabilities result. In the case of a twin-well CMOS
process, the limitations deriving from the bulk effect can be reduced and in addition to
slew rate also input and output voltage range and drive capabilities can be enhanced.
Still bipolar transistors have so much better capabilities to handle large currents that
the slew rate of bipolar current-feedback operational amplifiers cannot be reached in
the near future.
The input voltage range can be increased by using class-A input conveyors and the
output voltage range can be increased by using Miller compensated output stages, as
reported in [22]. However, this leads to such slow settling and narrow bandwidth
that most traditional voltage-mode operational amplifiers perform better. Alterna-
tively, rail-to-rail voltage range operational amplifiers can be used to realise current-
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conveyors and voltage followers [23]. But, since this entails building one operational
amplifier out of two operational amplifiers and additional circuitry, it would hardly
appear worth the effort.
The main benefit of the current-feedback operational amplifier lies in obtaining the
optimal bandwidth with any closed loop gain without changing the compensation ca-
pacitor solely by controlling the feedback resistance. This represents an advantage in
discrete operational amplifiers because adding an external compensation pin will sig-
nificantly lower the available bandwidth caused by increased parasitic capacitance in
the signal path. In application specific integrated circuits, however, the compensation
of each operational amplifier can easily be optimised. The bipolar implementations of
current-feedback operational amplifiers are quite simple since the strong features of
bipolar transistors are efficiently utilized whereas the CMOS implementations suffer
from bulk effect and low transconductance, leading to complicated circuitry. There-
fore, in CMOS integration technology, a traditional voltage-mode operational ampli-
fier with application specific compensation will invariably exceed the performance of
a current-feedback operational amplifier.
4.2 Operational floating conveyor
The operational floating conveyor (Figure 4.7) is a current-mode building block that
combines the transmission properties of a current-conveyor and a current-feedback
operational amplifier, and has an additional output current sensing capability [27]. The
matrix representation of the operational floating conveyor is
vx
iy
vw
iz
=
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Figure 4.7 The operating floating conveyor constructed of two second generation current-
conveyors.
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where Zt is the transimpedance of the internal current-feedback operational amplifier.
If a current-conveyor is a voltage-follower with an additional output current-sensing
circuit, the operational floating conveyor is a current-feedback operational amplifier
with a similar output current-sensing circuit. Alternatively this conveyor can be con-
structed of two cascaded current-conveyors.
4.2.1 Applications
With this circuit, it is possible to realise all four types of amplifiers: voltage, current,
transconductance, and transimpedance amplifiers, as presented in Figure 4.8. The
voltage amplifier in Figure 4.8a operates identically to the current-feedback opera-
tional amplifier realization of the noninverting voltage amplifier in Figure 4.2a and
thus the transfer function of Equation (4.1) similarly applies here. If the macromodel
of the current-feedback operational amplifier, presented in Figure 4.2c, is extended by
adding current gain Aio = iziw and the current gain of the input conveyor is renamed Aii,
the closed loop current gain of the circuit in Figure 4.2b can be expressed as
Aicl(s) = Aio
1 + R2R1 + s
CzZx
Aii
1 + s CzAii
(
R2 + Zo
(
1 + R2R1
)
+ Zx
(
1 + ZoR1
)) . (4.12)
Accordingly, the transfer function of the transconductance amplifier is
Gmcl(s) = Aio
− 1R1 + s
Cz
Aii
1 + s CzAii
(
R2 + Zo
(
1 + R2R1
)
+ Zx
(
1 + ZoR1
)) . (4.13)
The transimpedance amplifier similarly uses only the current-feedback operational am-
plifier part of the operational floating conveyor and the resulting transfer function is
Rmcl(s) =
−R + s CzAii ZxZo
1 + s CzAii (R + Zo + Zx)
. (4.14)
In the first three amplifier types, i.e. the voltage, current, and transconductance
amplifiers, it is possible to maintain constant bandwidth at moderately large closed
loop gains by keeping the resistor R2 constant and adjusting the gain by the resistor
R1. However, in the transresistance amplifier, there is a similar gain-bandwidth product
limitation to that in voltage-mode operational amplifier circuits.
The four amplifier types can also be realised with second generation current-
conveyors as open loop amplifiers. However, when operational floating conveyor re-
alisations are used, the amplifier gain is less sensitive to finite X-terminal impedance.
Since the feedback reduces impedance levels at both X- and W-terminals the band-
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Figure 4.8 Basic amplifier types realised with operational floating conveyor. (a) Voltage
amplifier Av ≈ 1 + R2/R1. (b) Current amplifier Ai ≈ 1 + R2/R1. (c) Transconductance Gm ≈
1/R1. (d) Transresistance Rm ≈ R.
widths of the amplifiers are less sensitive to parasitic capacitances. Furthermore, the
feedback also reduces distortion at low frequencies but still the current signal path from
W- to Z-terminal remain outside the feedback loop and thus the nonlinearity remains
unchanged in that part.
4.2.2 Composite conveyors
The operational floating conveyor can be also configured to form a high performance
second generation current-conveyor as presented in Figure 4.9a. This is a useful
technique for designing CMOS current-conveyors: with two poorly operating simple
CMOS positive second generation conveyors, one positive conveyor with enhanced
X-terminal impedance Zx can be constructed. In the case of simple CMOS convey-
ors even the resistor RF can generally be omitted as the X-terminal is high enough to
prevent any stability and settling problems.
There is an alternative way to construct a composite conveyor which lowers the
X-terminal impedance. This composite CCII- is presented in Figure 4.9b [28]. In this
composite conveyor, the lower conveyor CC2 works as a negative impedance conveyor
and consequently the X-terminal impedance of the composite CCII- is
Zx,composite = Zx1 + Ai2Zx2 ≈ Zx1−Zx2. (4.15)
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Figure 4.9 Different composite conveyors. (a) A composite CCII+ with enhanced Zx resem-
bling an operational floating conveyor. (b) A composite CCII- with a different technique to
lower Zx. (c) A composite CCII+ with enhanced Yx.
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One can see clearly this technique is sensitive to mismatches and therefore the current
gain Ai2 should be designed slightly lower than one in order to prevent a negative X-
terminal impedance for the composite conveyor. In addition, all even order nonlinear-
ities in Zx1 and Zx2 are effectively summed together and hence X-terminal impedance
nonlinearity is increased. Fortunately, in most cases the nonlinearity of the X-terminal
impedance has little effect on the total amplifier distortion. Yet the overall performance
of the current-conveyor build with the operational floating conveyor is better and less
sensitive to process mismatches.
Composite techniques can be used also to enhance other current-conveyor param-
eters as the example in Figure 4.9c shows [29]. This composite conveyor reduces the
unwanted X-terminal admittance by subtracting a replica of the error current deriving
from Yx2 by using the additional conveyor CC1 with an opposite current gain polar-
ity. However, maintaining an accurate replica of the error current is difficult at high
frequencies with different types of conveyors, but in most cases performance enhance-
ment at low frequencies is enough.
4.3 Current-mode operational amplifiers
Voltage-mode circuits can be converted into current-mode circuits by implementing
the adjoint network transformation principle, as described in Section 1.4. According
to this principle, a voltage-mode operational amplifier differential input is converted to
a current-mode operational amplifier differential output and accordingly the voltage-
mode output is converted to a current-mode single-ended input, as shown in Figure
4.10. Similarly, a typical voltage division feedback network in the voltage-mode circuit
is converted to a current division feedback network in the current-mode circuit.
A CMOS implementation of the current-mode operational amplifier is presented
in Figure 4.11 [30]. High gain is achieved in this circuit in the same way as in current-
feedback operational amplifiers by driving the current-conveyor Z-output current to
a high impedance load, which in this case is a push-pull CMOS differential stage.
OUT
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OUT+
Figure 4.10 The voltage-mode operational amplifier and its current-mode counterpart derived
by the adjoint network principle.
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Figure 4.11 CMOS implementation of the current-mode operational amplifier.
In order to ensure high gain and slew rate, the positive conveyor driving the output
stage should be a push-pull CMOS conveyor with cascodes at the output such as that
presented in Figure 3.20.
The closed loop current gain of the current-mode operational amplifier is gain-
bandwidth product limited as with the closed loop voltage gain in the voltage-mode
operational amplifier. The unity gain frequency depends on the total transconductance
of the output stage gmo = gm1 + gm3 and the parasitic capacitances at the conveyor
Z-output Cz, so that
ω0 ≈ gmoCz . (4.16)
The non-dominant poles of the amplifier are largely deriving from the current-mirrors
in the input current-conveyor. Therefore, in order to reach sufficient phase margin, the
bias current of the input conveyor cannot be aggressively scaled down.
4.3.1 Distortion
Because the current signal amplitude in the input conveyor is the same as the input
current signal, the only dominant source of distortion in the amplifier is the output
differential stage. Therefore, using similar assumptions as those used in the derivation
of the distortion of the CMOS folded cascode OTA in Appendix C, the drain current
of one of the four output transistors is
iD =
IB
2
+
vz
4
√
β(4IB−βv2z), if |vz| ≤
√
2IB
β , (4.17)
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where vz is the voltage signal at the current conveyor Z-output. As a consequence of
the push-pull connection, the inverting output current is
iOUT− =
vz
2
√
β(4IB−βv2z), (4.18)
which is identical to the nonlinearity of normal differential stage of Equation (C.21).
Similarly, the output current can be expressed as a function of input current as a Taylor-
series
iOUT = Rmiin
√βIB− βR3mi3in8
√
β
IB
− ... , (4.19)
where Rm = vziin is the transimpedance gain of the input current-conveyor. Then, by
using Equation (A.21) at low frequencies the third order distortion of the current-mode
operational amplifier is
HD3(0) = 132
(
ˆiout
IB
)2 f 2A2ol
(1 + f Aol)3
≈ 132 f Aol
(
ˆiout
IB
)2
, (4.20)
where Aol = Rm
√βIB and ˆis = f ˆiout .
This equation is again very similar to the harmonic distortion Equation (C.24) for
the folded cascode CMOS operational transconductance amplifier (OTA). However,
the distortion of the OTA depends only indirectly on the signal amplitude since the
distortion depends on the output current amplitude rather than output voltage. Thus, in
the case of a high-impedance load, the distortion of the OTA is very low. However, the
distortion of the OTA increases rapidly if the load impedance is decreased because of
the load dependent open-loop voltage gain whereas the distortion of the current-mode
operational amplifier does not depend on the load impedance.
At high frequencies, a one-pole open-loop transfer function Aol = ω0s can be as-
sumed in which the unity gain frequency is already defined in Equation (4.16). Then
using Equation (A.39), the third order harmonic distortion can be described as a func-
tion of frequency
HD3(ω) = 332
(
ˆiout
IB
)2
ω f 2ω20(
ω2 + f 2ω20
)√
9ω2 + f 2ω20
. (4.21)
When the signal frequency is significantly lower than f ω03 the distortion equation re-
duces to
HD3(ω)
∣∣∣∣
ω f ω03
=
1
32
(
ˆiout
IB
)2 1
f Aol(3ω) . (4.22)
These distortion equations are again very similar to the distortion equations of the
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CMOS OTA. However, below f ω03 the distortion of the current-mode operational am-
plifier is proportional to frequency whereas the distortion of the OTA is proportional
to the third power of frequency. Above ω0 the distortion of the OTA is fixed and large
whereas the distortion of the current-mode operational amplifier is inversely propor-
tional to the second power of frequency.
The noninverting output of the current-mode operational amplifier is outside the
feedback loop and therefore similar distortion occurs to that in simple current buffers
discussed in Chapter 2.2. This distortion is frequency dependent and the distortion
peak is usually above the unity gain frequency of the amplifier and thus no dramatic
increase in distortion is expected.
4.3.2 Slew rate and full power bandwidth
In the case of a push-pull input conveyor, the slew-rate depends primarily on the cur-
rent handling capabilities of the conveyor. The maximum output current of the con-
veyor depends on the used cascode current-mirror topology and on the biasing of the
cascode transistors. The voltage swing at the conveyor output is not large and the non-
linearity of the input stage does not contribute a great deal to the total distortion of the
amplifier. Thus, the used cascode structures can only be optimised for high current
drive capability and consequently the slew rate is usually sufficiently large for most
applications.
The slew rate of the CMOS current-mode operational amplifier is rather good even
if a class-A CCII+ is used at the input. In a standard Miller-compensated CMOS
voltage-mode operational amplifier, the slew rate depends on the compensation capac-
itor Cc and differential pair tail current IBD, so that
SRV =
dV
dt
∣∣∣∣
max
=
IBD
Cc
. (4.23)
In the current-mode operational amplifier, slew rate limiting occurs at the Z-terminal
output so that the maximum voltage change there is IZmaxCz and by using Equation (4.16)
the resulted slew rate at the output is
SRI =
dI
dt
∣∣∣∣
max
=
gmoIZmax
Cz
= ω0 IZmax. (4.24)
Since the slew rate of the current-mode operational amplifier is actually a func-
tion of gain-bandwidth product, the equation for full power bandwidth becomes quite
interesting:
ωM =
SRI
IOmax
= ω0
IZmax
IOmax
. (4.25)
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Therefore, the full power bandwidth can be set in respect to gain-bandwidth product
directly by the ratio of the input and output stage bias currents. A similar ratio can be
found also for voltage-mode operational amplifiers as
ωM
ω0
=
IBD
CcVOmax
gmi
Cc
=
IBD
gmiVOmax
. (4.26)
For bipolar transistors the ratio of transconductance and collector current gmIC is an
unscalable parameter q
nkT and the same applies also to MOS-transistors operating in
weak inversion. This leads to a full power bandwidth roughly ten times below gain-
bandwidth product even with a moderate one volt output signal amplitude. Today when
MOS channel lengths are scaled aggressively down the gmID ratio is getting closer to
q
nkT
even in strong inversion and thus the current-mode operational amplifier becomes more
and more feasible at least when the full power bandwidth is considered.
4.3.3 Alternative topologies
However, the current-mode operational amplifier derived by the adjoint principle does
entail certain problems. In voltage-mode circuits, output signals are easily shared
among several inputs whereas in current-mode circuits, multiple outputs must be pro-
vided when driving several inputs or the output current must be converted to a voltage.
The output voltage swing of this output structure is severely limited and if cascode
transistors are added at the output, this voltage swing shrinks to almost nothing. There-
fore, increasing the output impedance is difficult and only low impedance loads, such
as other current-mode operational amplifiers, can be driven with this output structure.
The feedback impedances must also be kept low since this increases voltage signal
amplitude at the output.
The output voltage swing can be extended if the drain currents of the output tran-
sistors are fed to the output nodes via additional current mirrors [31]. However, this
increases the circuit complexity yet further and adds additional poles to the transfer
function. Since the noninverting output is outside the feedback loop, such additional
mirrors add a significant amount of distortion to the signal. Alternatively, rather than
mirroring, the drain currents can be folded to the output [32]. The resulting output
stage is effectively a folded cascode operational transconductance amplifier (OTA),
presented in most textbooks in analogue integrated circuit design [24, 25, 26]. The
folded cascode OTA as an output stage does not add as much distortion as the output
mirrors and the high frequency behaviour is more satisfactory.
An alternative current-mode operational amplifier has also been proposed [33]
(Figure 4.12) that has a differential input and a single-ended output similar to a voltage-
mode operational amplifier. In this structure it is easier to multiply output branches
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Figure 4.12 A CMOS current-mode operational amplifier with differential input and single-
ended output and optional replica output.
because of the simple output structure. However, this structure is difficult to apply
because of the lack of input symmetry: in closed-loop circuits the inverting input has
a significantly lower input impedance than the non-inverting input. In voltage-mode
CMOS operational amplifiers ,both inputs have very high impedance levels but the
input impedance of a CMOS current-amplifier is not very low, even with feedback,
which may represent a serious problem.
Yet more serious problems with this circuit involve the power efficiency and the
distortion performance. By way of illustration, we might consider a unity gain nonin-
verting current amplifier configuration where the output OUT1 is short-circuited to the
inverting input and the replica output OUT2 is used to supply the output current signal
to the load. In this case, the current-mirror transistors M1 and M2 at the noninverting
input must handle signal amplitudes as large as those handled by the outputs and con-
sequently the input stage bias current IBI must be equal to the output stage bias current
IBO. Since one current mirror at the output and the replica output OUT2 are outside
the feedback loop, the distortion performance of this current follower is comparable
to a current follower realised with two cascaded NMOS current-mirrors with com-
parable aspect ratios and bias currents. Additionally, the current-mode operational
amplifier must be compensated with the capacitor C which reduces the closed-loop
bandwidth compared to two current-mirrors. Therefore, the current-follower based on
this current-mode operational amplifier has at least 50% bigger area and power con-
sumption and barely the same performance as two cascaded NMOS current-mirrors.
There are older current-mode operational amplifier realisations with differential
inputs and outputs [34, 35]. However, this topology uses three current-conveyors and,
as a consequence of the circuit complexity, it is rather slow. Furthermore, the differen-
tial inputs in this topology have the same problems as the amplifier in Figure 4.12 and
it has a considerable amount of circuitry outside the feedback loop.
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Figure 4.13 A simple class-A CMOS realisation of a high-gain current-conveyor CCII∞.
4.4 High-gain current-conveyor CCII∞
A voltage-mode circuit transformed to a current-mode circuit with the adjoint princi-
ple preserves all nonidealities of the circuit. Therefore, the used current-mode ampli-
fier should exhibit better performance characteristics than the voltage-mode amplifier
in order to justify the effort of using current-mode techniques. Unfortunately, most
current-mode CMOS operational amplifiers discussed in the previous section are more
complicated than commonly used voltage-mode operational amplifier topologies or
have limited signal ranges or other problems. Thus, simpler circuit topologies should
be found if a current-mode amplifier faster than voltage-mode amplifiers with other-
wise comparable performance is desired.
A simple high-gain current-mode amplifier can be realised in CMOS technology
with the circuit principle in Figure 4.13 [36,37,38]. This amplifier is similar to a second
generation current-conveyor but it has a large current gain from X to Z rather than the
unity gain of the standard CCII so to characterise it as a high-gain second generation
current-conveyor CCII∞ would not be far fetched. This amplifier is constructed of
a negative second-generation current-conveyor CCII- and a transconductance output
buffer. The high gain is again achieved by the high impedance at the internal node
achieved by a MOS cascode current-source IBT .
The high-gain current-conveyor concept, using bipolar transistors, is published ear-
lier, in [1, 39]. However, the fully bipolar realisations such as the class-AB amplifier
presented in Figure 4.14 [39] are more complicated than conventional bipolar voltage-
mode operational amplifiers.
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Figure 4.14 A simplified schematic of a bipolar class-AB high-gain current-conveyor CCII∞.
4.4.1 Linear nonidealities
Because the high-gain current-conveyor CCII∞ differs from regular second generation
current-conveyors only in its current gain, the matrix representation of the current-
conveyor nonidealities in Equation (3.18) can similarly be applied to this conveyor.
The forward current gain of the CMOS conveyor in Figure 4.13 can then be derived as
Ai f (s) =
(gm1 + gds1)(sCgd2−gm2)
gt (gm1 + gds1 +Yx)+ gds1Yx + s(Ct +Cgd2)(gm1 + gds1 +Yx)
≈ gm1 (sCgd2−gm2)
(gm1 + sCx)(gt + sCt)
, (4.27)
where Yx = gbi + sCx is the sum of the output conductance of the current source IBI
and all parasitic capacitances at the X-terminal. Similarly, Yt = gt + sCt is the sum of
the output conductance of the current source IBT and all parasitic capacitances at the
internal high impedance node. Since the DC-gain of the amplifier Ai f (0) is approx-
imately gm2gt , high current gain can be achieved by using a cascode current source as
the current source IBT . The unity current gain frequency ω0 depends on the output
stage transconductance and is approximated as gm2Ct . Similarly, the nondominant pole
depends on the input stage transconductance and is approximately gm1Cx . The zero de-
riving from the output transistor Miller-capacitance Cgd2 is negligible in most cases as
it is at significantly higher frequency than the nondominant pole.
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The X-terminal impedance is quite high and frequency dependent:
Zx(s) =
gt + gds1 + s(Ct +Cgd2)
gt (gm1 + gds1 +Yx)+ gds1Yx + s(Ct +Cgd2)(gm1 + gds1 +Yx)
≈ gds1 + sCt
(gm1 + sCx)(gt + sCt)
. (4.28)
Fortunately, this impedance is high only at moderately low frequencies and any feed-
back in the amplifier efficiently lowers this impedance. However, with this circuit
topology, as low input impedances cannot be reached as, for example, with the CMOS
current-mode operational amplifier of Figure 4.11. At high frequencies the X-terminal
impedance reaches the typical value 1gm1 and consequently the pole deriving from
the X-terminal parasitic capacitance remains approximately gm1Cx regardless of the fre-
quency dependencies in Zx. The moderately high X-terminal impedance can still be
undesirable in certain applications, in which case increasing the channel length of M1
or using other techniques described in Section 2.2, such as regulated cascodes, can be
used to lower Zx.
There is also a nonzero reverse voltage gain present in this circuit, approximated
as
Avr(s) =
sgds1Cgd2
gt (gm1 + gds1 +Yx)+ gds1Yx + s(Ct +Cgd2)(gm1 + gds1 +Yx)
≈ sgds1Cgd2
(gm1 + sCx)(gt + sCt)
. (4.29)
This reverse voltage gain can be converted into an admittance between X- and Z-
terminals by using Equation (3.27)
Yzx(s)≈ AvrZx =
sgds1Cgd2
gds1 + gt + s(Ct +Cgd2)
≈ sgds1Cm
gds1 + sCt
. (4.30)
This admittance is in effect a series connection of a capacitance Cgd2 and a conduc-
tance gds1
Cgd2
Ct . Therefore, the effect of the reverse gain can be decreased by decreasing
gds1 or Cgd2 or increasing Ct . Because this admittance is parallel to any feedback ad-
mittance between X- and Z-terminals, one can clearly see whether the reverse gain has
an effect in the closed loop circuit or not. Regardless, in the case of a low impedance
feedback network, the reverse gain is negligible and, in the case of very high feedback
impedances, adding a cascode transistor at the drain of M2 will efficiently attenuate
the reverse gain.
Other nonidealities have quite similar mechanisms to other simple class-A second
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Figure 4.15 Closed-loop amplifiers realised with a CCII∞. a) Inverting current amplifier. b)
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generation current-conveyors. The forward transconductance
Gm f (s) =
gm1Yx (sCgd2−gm2)
gt (gm1 + gds1 +Yx)+ gds1Yx + s(Ct +Cgd2)(gm1 + gds1 +Yx)
≈ YxAi f (4.31)
is arising from the output conductance of the current source IBI and any parasitic capac-
itance at the X-terminal. Similarly, the derivation of the X- and Z-terminal admittances
is straightforward.
Choosing a NMOS-transistor as the input transistor M1 is feasible for many rea-
sons. A large transconductance is easily achieved with a NMOS-transistor even with a
low bias current and thus also low gt is achieved to ensure high DC-gain, and the non-
dominant pole remain at a sufficiently high frequency. Similarly, the channel length of
the input transistor M1 should be longer than the minimum length because decreasing
gds1 lowers both the X-terminal impedance and the reverse voltage gain. Similarly, the
output common-source stage is feasible to realise with a PMOS-transistor since a large
output current can be achieved without an excessive transconductance, which would
degrade the phase margin of the amplifier.
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4.4.2 Applications
In Figure 4.15a an inverting closed-loop current amplifier, realised with the CCII∞, is
presented, in which case neglecting reverse gains and X-terminal admittance causes
the closed-loop current gain to be derived as
Aicl(s) =
Zx−Ai f (s)R2
(1 + Ai f (s))R1 +(1 +YzR1)(R2 + Zx)
. (4.32)
If one assumes a one-pole approximation for the forward current gain so that Ai f (s) =
ω0
s
, the corner frequency of the closed-loop current amplifier is
ω0cl =
ω0
1 + R2+ZxR1
(
1 + YzR1
)
≈ ω0
1 + R2R1
. (4.33)
Thus, the gain-bandwidth product of the closed-loop current amplifier is fixed as in
normal operational amplifier circuits.
If two identical current outputs are provided in the CCII∞, a CCII+ can also be
realised as in Figure 4.15b is presented. Consequently, using Equations (4.27) and
(4.28), the closed-loop X-terminal impedance is approximated below the corner fre-
quency as
Zxcl(s)≈ Zx1 + Ai f (s) ≈
gds1 + sCt
gm1gm2
. (4.34)
Typically, the closed-loop X-terminal impedance at low frequencies is approximately
ten ohms and is thus comparable to the input impedance of the class-A CMOS CCI.
However, this input impedance is still higher than in the composite current-conveyor
of Figure 4.9a or in the CMOS current-mode operational amplifier of Figure 4.11.
Because adding an external current output to the CCII∞ involves adding only two
MOS-transistors, scaling of these transistor is also possible. Thus, closed-loop in-
verting current amplifiers with arbitrary current gains can be realised without resistors.
This is a useful feature in analogue integrated circuits, as in most integration processes,
integrated high quality resistors are either available as an expensive option or are not
available at all.
The closed-loop voltage gain of the inverting closed-loop voltage amplifier of Fig-
ure 4.15c is derived as
Avcl(s) =−R2R1
Ai f (s)− ZxR1
1 + ZxR1 + Ai f (s)+Yz
(
R2 + Zx
(
1 + R2R1
)) . (4.35)
Generally, R1 is significantly larger than Zx and thus the closed-loop voltage gain can
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be approximated as
Avcl(s)≈−R2R1
Ai f (s)− ZxR1
1 + Ai f (s)+YzR2
. (4.36)
If Ai f (s) = ω0s is again assumed, the corner frequency of the closed-loop voltage
amplifier is
ω0cl =
ω0(
1 + ZxR1
)
(1 +YzR2)+YzZx
≈ ω0
1 +YzR2
. (4.37)
Therefore, the closed loop corner frequency is independent of closed loop gain if
the input resistor R1 is large compared to the X-terminal open-loop input impedance
and if the feedback resistor R2 is small compared to the Z-terminal open-loop output
impedance.
In most cases, the impedance level at the Z-output is higher in the closed-loop volt-
age amplifier than in the closed-loop current amplifier. Moreover, when both amplifiers
are set to a gain of -1, so that R1 = R2 in the voltage amplifier the entire Z-output cur-
rent is fed to X-input, resulting in a 100% feedback, whereas in the current amplifier
only half of the Z-output current is fed to X-input resulting in a 50% feedback. There-
fore, the closed-loop voltage amplifier is more sensitive to parasitic capacitances at the
Z-output and additional compensation capacitance must be added to the gate of the
output transistor in order to reach for the same phase margin than with the closed-loop
current amplifier with the same closed-loop gain.
The example of the inverting voltage amplifier reveals that the high-gain current-
conveyor CCII∞ can be used as a replacement for the current-feedback operational
amplifier. Unlike the current-feedback amplifier this conveyor is stable with all feed-
back impedances. Therefore, in the voltage follower of Figure 4.15d, there is no re-
sistor required in the feedback path. Because of the high-impedance output of the
high-gain current-conveyor, the output impedance of closed-loop voltage amplifiers is
higher than with a current-feedback operational amplifier. For the voltage follower this
output impedance can be derived as
Zocl(s)≈ Zx1 + Ai f . (4.38)
Although this output impedance may seem to be high when compared with a current-
feedback operational amplifier, it remains comparable to the output impedance of un-
buffered CMOS operational amplifiers such as the amplifier in Figure C.1.
Since the high gain current-conveyor is stable with all feedback impedances, ca-
pacitive feedback is also possible and most active filter topologies using voltage-mode
operation amplifiers can be converted with the adjoint principle to high gain current-
conveyor circuits. However, the CCII∞ can additionally be used as a direct replace-
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ment for the voltage-mode operational amplifier in most cases. The input structure of
the Y-terminal must then be modified as, with the simple CCII∞ realisation of Figure
4.13, a large DC-voltage difference occurs between Y- and X-terminals. This offset
voltage can be reduced by adding a level shifter to the Y-input, resulting for example
in an input structure, as in the class-A CMOS CCII+ of Figure 3.8c.
Integrators can also be realised with high gain current-conveyors by using the in-
ternal gain node capacitance Ct as the integrating capacitor as with current-feedback
operational amplifiers. Thus, in the current gain Equation (4.27), the dominant pole is
shifted down while the nondominant pole and the zero remain unchanged. Moreover,
increasing Ct also lowers X-terminal impedance at low frequencies in Equation (4.28)
and the reverse admittance Yzx at high frequencies in Equation (4.30). Therefore, a bet-
ter high frequency performance can be achieved with this type of integrator. However,
all this happens at the expense of linearity, as explained in the following section.
4.4.3 Distortion
As in high gain amplifiers in general the nonlinearity of the high gain current-conveyor
is arising from the nonlinearity of the output stage. This nonlinearity is caused by the
non-linear output current of the output transistor M2 and thus the equation for the
output current is
iOUT = vgs2
√
2β2IBO + 12β2v
2
gs2. (4.39)
At low frequencies, the gate voltage of the output transistor can be expressed as a
function of the input current
vgs2 = Rmiin ≈ iingt , (4.40)
where Rm is the transresistance gain of the common-gate input stage.
By using the Equation (A.20) and extracting the required coefficients from the
second order output current Equation (4.39), the low frequency second order harmonic
distortion of the high gain current-conveyor can be expressed as
HD2(0) = 18
ˆiout
IBO
f Aol
(1 + f Aol)2
≈ 18 f Aol
ˆiout
IBO
, (4.41)
where Aol = 1gt
√
2β2IBO is the open-loop current gain at low frequencies. Similarly,
using the Equation (A.21) the third order harmonic distortion can be expressed as
HD3(0) = 132
(
ˆiout
IBO
)2 f 3A3ol
(1 + f Aol)4
≈ 132 f Aol
(
ˆiout
IBO
)2
. (4.42)
These two harmonic distortion equations are similar to the low frequency harmonic
118 Current-mode feedback amplifiers
distortion Equations (C.5) and (C.6) of the unbuffered Miller-compensated opera-
tional amplifier. However, the closed-loop distortion of the Miller-compensated op-
erational amplifier is more dependent on the output load impedance than the high gain
current-conveyor. Therefore, if an inverting voltage amplifier realised with the CCII∞
(Figure 4.15c) is compared to an inverting voltage amplifier realised with the Miller-
compensated CMOS operational amplifier, the current-conveyor amplifier performs
better especially with low impedance levels.
In open-loop configuration, the CCII∞ can be assumed to be an integrator for a
wide frequency range. Since the dominant source of nonlinearity in this amplifier is
the output stage, equations (A.38) and (A.39), derived in Appendix A, can be used to
depict the high frequency distortion also in this case. Therefore, letting b1 =
√
2β2IBO,
b2 = 12 β2 and b3 = 0, the second-order high frequency harmonic distortion on the
CCII∞ as a function of the output current amplitude is
HD2(ω) =
1
4
ˆiout
IBO
f ωω0√
ω2 + f 2ω20
√
4ω2 + f 2ω20
. (4.43)
Similarly, the third-order high frequency distortion is
HD3(ω) = 332
(
ˆiout
IBO
)2
ω f 3ω30(
ω2 + f 2ω20
)√
4ω2 + f 2ω20
√
9ω2 + f 2ω20
. (4.44)
Comparing these equations to the high frequency harmonic distortion Equations
(C.14) and (C.16) of the unbuffered Miller-compensated operational amplifier reveals
that the CCII∞ has larger distortion with moderately low frequencies and high imped-
ance loads. Since the Miller-compensation provides local feedback for the output
stage at high-frequencies, it is to be expected that the CCII∞ will have larger high-
frequency distortion. Near the corner frequency, the distortion of both amplifiers are
still quite comparable as the feedback can no longer reduce the distortion. Similarly,
low impedance levels decrease this local feedback and thus increase the distortion of
the Miller-compensated operational amplifier, whereas the distortion of the CCII∞ re-
mains unchanged.
The high-frequency distortion of the CCII∞ is similar to the high frequency distor-
tion of a simple MOS current-mirror. The diode-connected input transistor of a simple
current-mirror can be thought as a high-gain current amplifier in a closed-loop config-
uration with the feedback factor f equal to one. Similarly, the mirror output transistor
can be thought as a replica current output. The CCII∞ resembles a cascode current-
mirror, where the circuit is arranged so that the input signal is fed to the source of the
cascode transistor rather than to the current-mirror transistor gates.
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Figure 4.16 A CMOS high-gain current conveyor.
Transistors Aspect ratio / µm/µm
M1 and M2 200/1.2
M3 and M4 100/5
M5, M6 and M7 60/3
M8 10/3
M9 60/1.2
M10 50/5
M11, M12, M13, M14 and M15 100/5
Table 4.1 The transistor dimensions of the CMOS CCII∞ in Figure 4.16. The bias current IB
is 50 µA resulting in 100 µA DC-currents in the main amplifier.
4.4.4 Design example
To further illustrate the behaviour of high-gain current-conveyor a complete CCII∞
implementation with a n-well CMOS-process is shown in Figure 4.16. This conveyor
uses an input voltage follower structure typical to class-A second generation positive
current-conveyors. The input voltage follower is implemented with PMOS-transistors
M1 and M2 because then the input voltage swing can be maximised by using floating
n-wells for these transistors. Since the offset voltage between Y- and X-terminals
remains minimal this high-gain conveyor can be used as a drop-in replacement for
voltage-mode operational amplifiers in most applications. In certain applications, the
input impedance may be too low. However, then the performance can be improved by
using cascode current sources rather than the transistors M6, M12 and M13.
This high-gain conveyor has two current outputs Z1 and Z2. Therefore, a CCII+
can also be constructed from this amplifier by connecting one of the current outputs
to X-terminal. When only one current output is needed, the output current swing can
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Figure 4.17 Simulated and calculated frequency response and distortion of the CMOS CCII∞
in Figure 4.16 compared to the distortion of a simple current-mirror with comparable device
sizes. Signal amplitude in all distortion analyses is 20 µA and thus the modulation index m is
0.2.
be doubled by joining the two outputs together. However, this may degrade the phase
margin with low closed-loop current gains. The output transistors M3 and M4 are
NMOS-transistors with the same dimensions (100/5) as the transistors M1 and M2 in
the current-mirror of Figure 2.1. Thus, the high frequency distortion performance of
the high-gain current-conveyor can be compared to the simple current-mirror.
The distortion of the CMOS CCII∞ is simulated in the closed-loop configuration of
Figure 4.15b, working as a CCII+. The simulation results are presented in Figure 4.17.
These results are compared with the distortion Equations (4.43) and (4.44). The results
are similarly compared with the simulated distortion of a simple CMOS current-mirror
with the same dimension as the output transistors M3 and M4 of the CCII∞, as earlier
presented in Section 2.1.3 (Figure 2.6). The input signal in these simulations is 20 µA
resulting in the same modulation index 0.2 as before in the current-mirror simulations.
The simulated distortion of the CCII∞ is relatively similar to the distortion of the
simple current-mirror and the calculated distortion agrees also well with both simu-
lated distortions. At frequencies below the corner frequency, the simulated distortion
of the CCII∞ is almost too close to the distortion of the current-mirror because the
capacitances causing the frequency dependent distortion are not identical and the cir-
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Figure 4.18 The closed-loop frequency response of the inverting current amplifier as a func-
tion of feedback resistor. This feedback resistor R2 is varied from 10 kΩ to 10 MΩ in 10 dB
steps while the load resistor R1 is maintained at a constant value of 10 kΩ.
cuit topology differs significantly. When the distortion of the CCII∞ is compared to the
simulated distortion of the cascode current-mirrors also presented earlier in Figure 2.6,
the high-gain current-conveyor performs well because, in the cascode current-mirrors,
there is a higher peak in the distortion.
This CMOS CCII∞ is additionally simulated with resistive feedback in the invert-
ing current and voltage amplifier configurations, as depicted in Figure 4.15a and c. The
simulation results of the inverting current amplifier are presented in Figure 4.18. In the
simulations both Z-outputs Z1 and Z2 are connected together and the feedback resistor
R2 is varied from 10 kΩ to 10 MΩ in 10 dB steps, while the load resistor R1 is main-
tained at a constant value of 10 kΩ. In the simulations, a large inductance is connected
in parallel with the feedback resistor R2 in order to minimise the effects of current
and voltage offsets at the highest gains. The simulations show clear gain-bandwidth
product limited operations as theory predicts, while there is a slight peak in the fre-
quency response with the lowest gain. This result is relatively satisfactory because this
conveyor implementation was not targeted for an optimal high frequency performance
with resistive feedback but rather for comparing the distortion of the amplifier to a
NMOS current-mirror.
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Figure 4.19 The closed-loop frequency response of the inverting current amplifier as a func-
tion of the feedback resistor R2 which is varied from 10 kΩ to 10 MΩ in 10 dB steps while
the input resistor R1 is maintained at a constant value of 10 kΩ. Optionally, an external 5 pF
grounded capacitance is added to the gate node of the output transistors M3 and M4.
The simulation results of the high gain conveyor in the inverting voltage amplifier
configuration are presented in Figure 4.19. As in the case of the current amplifier, both
Z-outputs are tied together and the input resistor R1 is maintained at a constant value of
10 kΩ while the feedback resistor R2 is varied from 10 kΩ to 10 MΩ. Since significant
peaking in the frequency response occurs at low closed-loop gains, the simulations are
repeated with an additional 5 pF compensation capacitor, which is connected between
the gate node of the output transistors M3 and M4 and ground.
The peaking in the frequency response is deriving from the higher impedance level
at the Z-output. If a 10 kΩ load resistor were added to the output, similar frequency
response to that occurring with the inverting current amplifier would result. Similarly,
if only one of the current outputs were used, less peaking would occur and the gain-
bandwidth product would once more be constant. Even without the resistive load at
the output, the bandwidth depends strongly on the closed-loop gain although the gain-
bandwidth product is no longer constant. The reduction of the bandwidth at high gains
is because of the Miller-capacitance of the output transistors M3 and M4. When cas-
code transistors are added to the drains of the output transistors, fixed bandwidth is
reached with a wide closed-loop gain range [37, 38], in which case additional com-
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pensation capacitance is needed as the cascode transistors add poles to the transfer
function.
In order to reach maximum bandwidth with a sufficient phase margin, a PMOS
output transistor and NMOS input transistor should be selected, as depicted in Figure
4.13. The bandwidth can be further increased with BiCMOS technology by replacing
the NMOS input transistor operating in the common-gate configuration to a npn-type
bipolar transistor. Consequently, the bandwidth of the amplifier can be extended to
radio frequencies [36]. The X-terminal impedance is radically lowered by the use of
bipolar transistor and thus lower feedback impedances can be used. In the case of
lower feedback impedances, the Miller effect in the output transistor is reduced and
the bandwidth is further increased.
In addition, the floating wells in the PMOS input transistor M1 and M2 in Figure
4.16 add more than one picofarad of parasitic capacitance to the Y- and X-terminals.
Therefore, a better high frequency performance can be obtained at the expense of the
input voltage range .
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Chapter 5
System aspects of current-mode
circuits
5.1 Input voltage-to-current conversion
Since signals are normally represented as voltages, a voltage-to-current conversion is
required at the input of most current-mode integrated circuits. A simple example of
this is presented in Figure 5.1a, where a simple NMOS current-mirror is used as the
input stage of an integrated circuit. Because the DC-voltage at the current-mirror input
is sensitive to process and temperature variation, a DC-decoupling capacitor C is added
in series with the off-chip resistor R.
Because of the simplicity of the input structure there are several nonidealities
present in the circuit. Since the input impedance of the NMOS current-mirror is gener-
ally approximately one kilo-ohm, a large off-chip resistance R is required for accurate
voltage-to-current conversion. The parasitic capacitance Cp, including the mirror in-
put capacitance and parasitic capacitances deriving from the pad and wiring, amount
to several picofarads and, since this capacitance is in parallel with the input impedance
of the current-mirror, the bandwidth is relatively limited. Moreover, this capacitance
additionally increases high-frequency distortion.
If the DC-decoupling capacitor C is omitted, a current amplifier with a well de-
fined input voltage must be used such as the second generation current-conveyor as
the input stage. Since typical CMOS implementations of second generation current-
conveyors have an input impedance as high as that of CMOS current-mirrors, simi-
lar problems with bandwidth and distortion will occur. Therefore, current-amplifiers
with lower input impedance, such as first generation current-conveyors or high gain
current-amplifiers in closed-loop configuration, perform more effectively as an input
voltage-to-current converter.
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Figure 5.1 Input voltage-to-current conversion with off-chip resistor. a) A simple NMOS
current-mirror as the input stage. b) A high gain current-conveyor CCII∞ operating as a CCII+
as the input stage.
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Figure 5.2 Input voltage-to-current conversion insensitive to resistance in input protection
devices. a) A high gain current-conveyor CCII∞ operating as a CCII+ as the input stage. b) A
first generation current-conveyor CCI as the input stage.
An example of an input voltage-to-current conversion using a current-amplifier
with low input impedance is presented in Figure 5.1b, where a high gain current-
conveyor CCII∞, operating as a CCII+, is used. As a consequence of the closed-loop
operation, large input capacitance may cause instability. However, if this capacitance
is in series with a resistance Rp of a few hundred ohms, the phase lag deriving from
the parasitic capacitance Cp is significantly reduced. This series resistance cannot be
avoided since it is included in the protection devices of the input pad. The resistor
Rp is normally realised as a diffusion resistor, and so is weakly non-linear and tem-
perature dependent. However, because this resistance is significantly smaller than the
input impedance of the NMOS current-mirror, its contribution to the nonlinearity and
accuracy of the voltage-to-current conversion is similarly minor.
In order to reduce the effects of the input pad diffusion resistor, the circuit can
be modified so that the current output Z1 is connected directly to the input pad rather
than the conveyor X-input, as depicted in Figure 5.2a. Since the resistor Rp1 is in this
case inside the feedback path, the input impedance seen at the input pad is reduced
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to roughly ten ohms. The parasitic capacitance Cp reduces feedback at high frequen-
cies and thus stability problems seldom occur. It may not be possible to connect the
conveyor Z-output directly to the input pad without protecting devices, so there is
an additional resistance Rp2 between the input pad and the high impedance Z-output.
However, this resistance has virtually no effect on the circuit performance as it is in
series with a current output.
This technique can also be used with such high-gain current amplifiers as current-
mode operational amplifiers, in which case a lower input impedance and lower distor-
tion can be achieved at the expense of reduced bandwidth. However, because the low
input impedance of the first generation current-conveyor CCI is arising from a local
feedback loop inside the amplifier, different techniques must be used to lower the input
impedance. Such a technique is depicted in Figure 5.2b. As the impedance at the Y-
terminal of the first generation current-conveyor is seen as a negative impedance at the
X-terminal, the pad resistance Rp1 can be cancelled out with an other pad resistance
Rp2, as explained in Chapter 3.1.3. However, as in this case a negative resistance is
used to cancel out nonidealities, instability may occur if Rp2 is larger than Rp1.
The techniques described involving current-mode feedback amplifiers are simi-
lar to techniques used in voltage-mode operational amplifiers driving large capacitive
loads. A large output voltage swing leads to large current drive requirements for the
voltage amplifier, whereas the input voltage swing at the current amplifier input is al-
ways much smaller. Thus, a simpler circuitry with a lower power consumption can
be used. It is therefore feasible to convert a voltage-mode system to its current-mode
adjoint circuit when we compare the voltage output to its adjoint.
Most of the problems involved in voltage-to-current conversion at the low imped-
ance current input can be avoided by using a voltage input for the system in conjunc-
tion with an on-chip voltage-to-current converter. Because almost all CMOS current-
conveyors have a relatively poor input voltage swing, high-impedance voltage inputs
are not feasible in low voltage current-mode systems unless the input signal ampli-
tudes are relatively small. Another way to implement a voltage input with a large
signal swing is to use a voltage-mode operational amplifier with rail-to-rail input and
output swing. However, they are relatively complex circuits and commonly exhibit a
moderate bandwidth and lengthy settling time.
5.2 Output current-to-voltage conversion
It is easier to transfer signals out of the chip as currents than as voltages. Thus, the
series resistance in the output pads do not degrade the performance, and the parasitic
capacitances at the output do not cause stability problems to the circuitry in the inte-
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grated circuit. Furthermore, the current to voltage conversion i.e. I/V-conversion can
be realised easily with a voltage-mode operational amplifier as depicted in Figure 5.3.
Since the input impedance of the I/V-converter is low, there is virtually no distortion
due to channel length modulation generated in the current-output transistors. However,
there may be some gain errors and output offset currents due to the same reason.
In the case of this circuit, it is straightforward to set the DC-voltage of the output
simply by setting the voltage at the operational amplifier noninverting terminal. The
output signal can be scaled relatively easily since the operational amplifier operates
with 100% feedback and thus the closed-loop bandwidth is degraded only by extremely
high feedback impedances. Thus, the parasitic capacitance Cp deriving from pad and
wiring capacitances degrades the settling behaviour, as depicted in the small-signal
transfer function of the current-to-voltage converter
vout
iout
=− RAol(s)
1 + Aol(s)+ sRCp
. (5.1)
Therefore, the parasitic capacitance Cp degrades the phase margin of the closed-loop
amplifier if the inverse of the time constant RCp is comparable to the gain-bandwidth
product of the amplifier and thus settling times become long. This can be avoided by
reducing the resistance R or by using an overcompensated operational amplifier. The
latter is difficult to realise with discrete operational amplifiers as there are currently
extremely few operational amplifiers available with an option for an external compen-
sation capacitor.
However, adding a small capacitance in parallel with the resistor R will enhance
settling behaviour as it lowers the impedance level of the feedback network at high
frequencies. This capacitance can be as small as the capacitance Cp resulting in only
slightly decreased bandwidth while the settling becomes significantly faster. Alter-
natively, a current-feedback operational amplifier can be used in preference to the
Off-chipOn-chip
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Figure 5.3 Typical output current to voltage conversion.
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Figure 5.4 A balanced frequency mixer suitable for output interfaces using current signals.
voltage-mode operational amplifier in the current-to-voltage converter. Since the closed-
loop bandwidth of the current-feedback operational amplifier is inversely proportional
to the feedback resistance R, in the case of large feedback impedances the amplifier is
overcompensated, and thus relatively insensitive to the extra phase lag arising from Cp.
Additionally, adding a small capacitance in parallel with the resistor R will enhance
settling behaviour with current-feedback operational amplifiers if this capacitance is
kept sufficiently low [1].
Additional functions are straightforward to add to the current output. The CMOS
implementation of the widely used balanced frequency mixer [2], for example, can
be simplified to the circuit shown in Figure 5.4 as in this case the input voltage-to-
current conversion can be omitted if the baseband input signal is a current [3]. The
carrier signal in the ports LO+ and LO- is a differential voltage with a common-mode
bias voltage, ensuring accurate operation for the circuit. The mixed differential output
is convenient to realise as an open-drain output, so that pull-up resistors or a LC-
resonator can be added outside the chip for an optimal termination.
Similar circuit techniques can also be used to realise variable gain control for the
system either with discrete or continuous control circuitry. Moreover, if a current-
mode system has both the input voltage-to-current and output current-to-voltage con-
version realised with discrete resistors, the overall gain and impedance levels can be
adjusted for a very wide range of applications, which is not the case with most voltage-
mode circuits.
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5.3 Differential voltage input structures
Although differential signals were used throughout the system, differential input struc-
tures usually need to reject unwanted common-mode signals out of the desired differ-
ential signal in order to maximise dynamic range and minimise distortion. Common-
mode rejection of voltage signals can be easily realised with second generation current-
conveyors by using the current-mode instrumentation amplifier illustrated in Figure
5.5, previously discussed in Chapter 3.1.3. This circuit does not require matched re-
sistors to reach a high CMRR. Unlike typical voltage mode instrumentation amplifier
topologies, the CMRR of the current-mode instrumentation amplifier is independent
of gain. Therefore, the current-conveyor based instrumentation amplifier is an advan-
tageous choice for wide bandwidth and low gain applications.
The common-mode rejection of the current-mode operational amplifier was de-
rived in Chapter 3.1.3, resulting in Equation 3.41, reprinted here
CMRR≈ 1
Yx (R1 + 2Zx)+
∆A′v f
A′v f
. (5.2)
This equation shows, that in order to maximise the CMRR, the input resistor R1 should
be maintained as low as possible which involves minimising the X-terminal impedance
Zx and admittance Yx. The parasitic capacitance at the conveyor X-terminals, in partic-
ular, should be minimised in order to maintain high CMRR at high frequencies. Even-
tually, the mismatch ∆A′v f in the forward voltage gains of the two current-conveyors
will limit the CMRR if Zx and Yx are small enough.
As has been established, most MOS implementations of the second generation
current-conveyor exhibit a relatively large Zx and therefore the input resistor R1 must
be commonly in the range of tens of kilo-ohms in order to maintain the gain error
and distortion low, which results in a relatively poor CMRR. Therefore, either the
X-terminal impedance Zx or the X-terminal admittance Yx should be improved with
special circuit techniques in CMOS implementations. On the other hand, the bipolar
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Figure 5.6 Calculated, simulated and measured CMRR of the current-mode instrumentation
amplifier. The amplifier resistors R1 and R2 are both 1 kΩ.
voltage followers have low output impedances. Furthermore, the output impedance of
bipolar push-pull voltage followers is relatively linear and therefore low values of R1
can be used resulting in a CMRR of 70 dB or better.
The current-mode instrumentation amplifier of Figure 5.5 was built with the second
generation current-conveyors realised with AD844 current-feedback operational am-
plifiers [5]. This circuit was also measured without the resistor R1 in order to extract
values for Yx. The extracted values for the admittance were 90.9 nS for the conduc-
tance part and ω×6.9 pS for the susceptance part. Approximately 5 pF from this 6.9
pF X-terminal capacitance was assumed to be deriving from the circuit board. Fur-
thermore, the X-terminal impedance was set to 50 Ω based on the information on the
datasheet of the device. As we can see from Figure 5.6, the measured CMRR of the
amplifier agrees well with Equation (3.41) and with the vendor’s SPICE-model. The
voltage follower gain mismatch ∆A′v f is assumed to be zero in the calculations.
5.3.1 CMRR enhancement techniques
Many voltage-mode instrumentation amplifiers can easily reach a CMRR above 100
dB at low frequencies and high gains whereas current-mode instrumentation amplifies
using the circuit topology of Figure 5.5 seldom reach a CMRR above 80 dB even with
high quality bipolar push-pull conveyors. Since with a CMOS conveyor the common-
mode performance is even worse, additional circuit techniques are required in order to
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reach a very high CMRR with a bipolar technology or an moderate CMRR with CMOS
technology. Therefore, in the following pages different circuit techniques to improve
the CMRR of current-conveyors based instrumentation amplifiers are discussed.
Common-mode bootstrapping
As explained in Chapter 3, in second generation current-conveyors, both common-
mode rejection and power supply rejection are based on the same mechanism. There-
fore, the CMRR of the current-mode instrumentation amplifier can be reduced by forc-
ing the conveyor supply voltages to follow the common-mode voltage [6, 7, 8]. This
common-mode bootstrapping technique limits the common-mode input voltage range
since the conveyors have to operate with lower supply voltages. Furthermore, the min-
imum supply voltage of a complementary current-conveyor is relatively high and thus
this technique is not suited to low voltage applications even with bipolar conveyors.
Additionally, the bulk effect in CMOS-processes makes this technique even less appli-
cable for low voltage CMOS circuits.
Output current subtraction
At high frequencies the common-mode gain of the discussed amplifier solely depends
on the capacitance at the X-terminals. By a careful circuit board design both conveyor
X-terminal capacitances can be made to match very well and therefore subtracting the
output current of the second conveyor from the output current of the first will effec-
tively improve the CMRR of the instrumentation amplifier. Similarly, with a careful
layout design the parasitic capacitances at conveyor X-terminals can be made to match
well. The low frequency common-mode current is a function of several random vari-
ations so only a slight improvement in the range of 10-20 dB can be expected with
discrete conveyors but, since the low frequency CMRR is relatively high, a large im-
provement is not needed. Because the differential gain is increased by 6 dB, further
improvement on the CMRR can be expected. If the whole instrumentation amplifier is
implemented as an integrated circuit, the low frequency CMRR can be enhanced with
this technique since there is adequate matching between the two input conveyors.
Subtraction by an operational amplifier The simplest way to realise the output
current subtraction is to terminate the second conveyor Z-terminal with a resistor R3
and to connect it to the noninverting input of the operational amplifier, as depicted in
Figure 5.7 [9]. However, current transfer errors arising from the finite Z-terminal ad-
mittance Yz are different because the impedance levels at these two Z-terminals differ
significantly from each other. The impedance at the first conveyor Z-terminal is in-
ductive whereas the impedance at the first conveyor Z-terminal is almost equal to R3.
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Figure 5.8 A current-mode instrumentation amplifier using an additional CCII+ for current
inversion.
Furthermore, the CMRR of the operational amplifier is typically poor at high frequen-
cies. The CMRR can be further improved by adjusting manually the value of R3 but
because of these frequency dependent nonidealities this trimming works exclusively at
a narrow frequency range. In the case of low supply voltages, the input voltage swing
of the operational amplifier A3 is normally large and thus rail-to-rail input and output
voltage swing topologies are required for the operational amplifiers.
Current inversion by a current conveyor A wide bandwidth current subtraction
can be realised by inverting the second conveyor output current with an additional pos-
itive second generation current conveyor CCII+ and then adding it to the first conveyor
output current, as presented in Figure 5.8 [10]. The accurate summing range can be
further extended by adding an RC-network to the first conveyor output. The main pur-
pose of this network is to compensate for the high frequency phase shift of the added
conveyor, but the resistance R3 can additionally compensate for the systematic current
transfer error arising from the finite input and output impedances of the third conveyor.
The values of C1 and R3 must be determined experimentally because the phase shift
of the conveyor depends strongly on the circuit board parasitic capacitances, but once
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these values are found, there is no need for a component value trimming after the first
prototype. Similarly, in integrated circuits, the parasitic capacitances must be modelled
accurately in order to predict this compensation time constant adequately.
If all the current gain errors of the three conveyors are combined into one current
gain mismatch parameter ∆A′i f , neglecting the effect of the limited bandwidth of the
third conveyor, the CMRR of this instrumentation amplifier can be approximated as
CMRR≈ 1∆A′v f
A′v f
+ 12Y ′xR1
(5.3)
where
Y ′x = ∆Yx +Yx
(
2Zx
R1
∆Zx
Zx
+
R1 + 2Zx
R1
∆A′i f
A′i f
)
. (5.4)
All other mismatch parameters in addition to ∆A′i f are defined as A′v f and ∆A′v f in Equa-
tion (3.41). Equation (5.3) shows that the sensitivity to the input voltage follower gain
mismatch ∆A′v f is not reduced, but the sensitivity to all other mismatches is neverthe-
less efficiently reduced. In most cases, the input resistor R1 is significantly larger than
Zx in order to ensure sufficient linearity and gain accuracy. Thus, the voltage follower
output resistance mismatch ∆Zx can be neglected so that the CMRR equation reduces
to
CMRR≈ 1∆A′v f
A′v f
+ 12 R1
(
∆Yx +Yx
∆A′i f
A′i f
) . (5.5)
The current-mode instrumentation amplifier of Figure 5.8 is realised using AD844
current feedback operational amplifiers. This amplifier is measured with and with-
out the conveyor phase shift compensation RC-network and it is compared with the
conventional two conveyor current-mode instrumentation amplifier. The differential
gain measurements of Figure 5.9a show that gain flatness of the new instrumentation
amplifier is even better than in the conventional one. However, the conventional am-
plifier may suffer from circuit board crosstalk from the unused Z-output of the second
conveyor A2.
The bandwidth of the new amplifier is only slightly reduced when compared to the
conventional topology, and the phase shift compensation extends the bandwidth fur-
ther. The differential gains of the new topology were scaled down 6 dB for more con-
venient comparison. The gain setting resistors R1 and R2 are both 1 kΩ in all measured
circuits and the gain error of 1 dB is deriving from the limited output impedance RO
of the conveyor input voltage followers. The measured CMRR of Figure 5.9b shows
an improvement of 40 dB at high frequencies compared to the conventional topology.
Furthermore, the phase shift compensation improves both the low and high frequency
CMRR , which is above 40 dB even at the -3 dB corner frequency of the amplifier.
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Figure 5.9 Comparison of current-mode instrumentation amplifier measurement results. a)
The differential gains. b) The CMRR. The differential gains of the three CCII+ instrumentation
amplifiers are scaled 6 dB lower for more convenient comparison.
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Composite conveyors
As was discussed in Chapter 4.2.2, high performance current-conveyors can be re-
alised by constructing a composite conveyor out of two or more conveyors. Most
composite conveyors reduce the X-terminal impedance [11,12] and thus the CMRR of
the current-mode instrumentation amplifier can be reduced by using lower resistance
values. However, composite techniques can additionally be used to lower the forward
transconductance Gm f of the CCII+ [10]. This can be realised by cancelling the error
current arising from Yx by generating a replica current and subtracting it from the ini-
tial error current. A simple way of cancelling the error current of a CCII+ is to use a
CCII- with a floating X-terminal, as depicted in Figure 5.10a. Because the conveyors
are of an opposite type, their high frequency performances do not match well and thus
the forward transconductance reduction is efficient only at relatively low frequencies.
Nevertheless, this remains sufficient for many instrumentation applications.
The circuit realisation of this composite conveyor can be very straightforward, as
the example in Figure 5.10b shows. There, the negative conveyor CCII- shares the
output structure with the positive conveyor CCII+ and thus only four transistors (M7,
M8 and a PMOS cascode current source) are added to a simple MOS CCII+ to form a
composite conveyor.
To illustrate this, a conventional current-mode instrumentation amplifier with class-
A MOS conveyors is simulated. Since the MOS conveyors have relatively large Zx, the
resistors R1 and R2 are each 10 kΩ and there remains a differential gain error of ap-
proximately 1.5 dB. In the case of normal positive MOS conveyors, the CMRR of the
amplifier is slightly over 50 dB. However, by replacing the first conveyor A1 with a
composite conveyor, almost identical performance is reached as when both conveyors
are replaced with a composite conveyor. This can be explained by referring to Equation
(3.37) in Chapter 3.2.3, which shows that the conventional current-mode instrumenta-
tion amplifier is not sensitive to the X-terminal admittance mismatch.
In practice, a dramatic improvement to the amplifier CMRR was not expected
since there were no random variations in the simulations. If this amplifier is realised
as an integrated circuit with integrated resistors, an additional dummy resistor should
be added to the floating dummy X-terminal (DX) of the composite conveyor in order to
compensate for the parasitic capacitances of the resistors and interconnections. Even
with a careful layout design, a 40 dB improvement on the low frequency CMRR can
be expected. Thus, adding four MOS transistors and a dummy resistor is very efficient.
In order to maximise input voltage swing the input transistors M1, M2 and M7
should be implemented with floating n-wells. Such floating wells can add approxi-
mately one picofarad of parasitic capacitance to the conveyor input terminal, signif-
icantly degrading the CMRR even at moderately low frequencies. Additionally, be-
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Figure 5.10 a) The principle of a composite conveyor lowering Gm f . b) A simple class-A
CMOS implementation of this composite conveyor principle.
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Figure 5.11 Simulated CMRR of the conventional current-mode instrumentation amplifier
using either normal or composite MOS conveyors.
cause a low X-terminal admittance is achieved now without PMOS cascode current
sources, the voltage swing can be increased by a few hundreds of millivolts compared
to a conventional simple class-A CMOS CCII+.
5.4 Differential current input structures
Current signals frequently have a DC-components that may be different to the desired
DC-current levels within the differential current-mode system. This DC-component
can be removed from differential current signals for example by using the common-
mode feedforward technique [13, 3] of Figure 5.12. There, the two input currents iip
and iim are mirrored by PMOS transistors M1, M2, M3 and M4 to the differential outputs
iop and iom, while the transistors M5 and M6 are used to generate a current icm which is
the average of the two input currents iip and iim. This average current is then mirrored
to both outputs with transistors M7, M8 and M9. Thus, the DC-component is cancelled
from the input currents and the even order distortion is attenuated.
For an optimal high frequency distortion performance, the two input mirrors should
be significantly slower than the mirror inverting the average common-mode current.
Consequently, the even order distortion is cancelled accurately even at high frequen-
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Figure 5.12 Cancelling DC-component from differential input current by common-mode feed-
forward.
cies. Therefore, it is a good design practice to set an identical aspect ratio for all six
PMOS-transistors and realise M7 with an aspect ratio twice that of M8 and M9. Thus,
the generation of the average current is accurate and the NMOS-mirror is fast.
Even if the NMOS-mirror is faster than the two PMOS-mirrors, it still generates
distortion itself. However, since the time varying content of the input signal icm con-
tains primarily the even order distortion components of the differential signal, the fun-
damental frequency of the NMOS-current mirror input signal is twice that of the differ-
ential signal. Therefore, the NMOS-mirror add almost exclusively even order distor-
tion to the differential signal, which is in most cases efficiently rejected in differential
systems.
5.5 Single-ended to differential conversion
The single-ended to differential conversion with current-conveyors is very similar to
the differential to single-ended conversion as shown in Figure 5.13a. However, in this
case the two outputs are less symmetrical than in the instrumentation amplifier case,
because in this case there is a significant voltage swing only at the input terminals of
the conveyor A1. The two output currents can be calculated with the current-conveyor
model as
iout+ = vin Ai f Av f
1 +Yx (R + 2Zx +YxZxR)
(1 +YxZx)(R + 2Zx +YxZxR)
, (5.6)
iout− = − vin Ai f Av f(1 +YxZx)(R + 2Zx +YxZxR) , (5.7)
if the two conveyors are assumed ideally matched. As can be seen there is an additional
zero in the positive output current equation deriving from the parasitic capacitance at
the X-terminal of the conveyor A1.
If all parasitic capacitances at the X-terminal are assumed to be connected to
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Figure 5.13 Single-ended voltage to differential current conversion realised with current con-
veyors. a) Conventional. b) Forward transconductance compensated.
ground there are typically significant gain and phase errors one decade below the -3 dB
corner frequency. This assumption holds true with a fully integrated implementation
of the circuit. Moreover, the normally large parasitic capacitance in integrated resis-
tors increases this effect by adding more capacitance to Yx. When this circuit is built
with discrete components, there is also a significant parasitic capacitance in parallel
with the resistor R, which effectively lowers the effect of grounded capacitances and
reduces the high frequency gain and phase error.
For better high frequency gain and phase accuracy, an additional conveyor with a
floating X-terminal can be used to add similar gain peaking deriving from the forward
transconductance Gm f to the negative output current, as shown in Figure 5.13b. Nev-
ertheless, in most cases the performance of the single-ended to differential converter is
adequate without compensating techniques. This can be seen by comparing the mea-
surement results of the compensated and uncompensated circuits in Figure 5.14. Both
circuits are realised with AD844 current feedback operational amplifiers, as in the case
of the current-mode instrumentation amplifier examples.
Because the distortion occurring in the single-ended to differential conversion can
no longer be rejected in the differential system, the converter should be as linear as pos-
sible. The single-ended to differential converters discussed rely on the relatively low
distortion of the bipolar push-pull conveyors fabricated with advanced complementary
bipolar processes. However, in standard CMOS-processes, other circuit techniques are
needed for low distortion. One interesting candidate for a low distortion single-ended
to differential converter for CMOS-technology is presented in Figure 5.15, where a
current-mode operational amplifier is used as a single-ended to differential converter.
In effect, this circuit is the adjoint circuit of the well-known differential amplifier cir-
cuit based on a single voltage-mode operational amplifier presented in Figure 4.5b.
In an ideally matched case, the common-mode rejection of the voltage-mode dif-
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Figure 5.14 Measured gain and phase differences of the conventional and compensated single-
ended to differential converter.
ferential amplifier is eventually deriving from the limited output conductance of the
input differential pair tail current source. In the current-mode single-ended to differen-
tial converter, the limited output conductance of the output differential pair tail current
source generates only a small common-mode component to the differential signal. This
common-mode component is normally suppressed in the differential system and only
a fraction of it leaks back to the differential signal. Therefore, different nonidealities
dominate the accuracy of the current-mode operational amplifier based single-ended
to differential converter.
If the nonidealities of the current-mode operational amplifier are assumed to be
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Figure 5.15 Single-ended to differential converter realised with a current-mode operational
amplifier.
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limited to an open-loop input impedance Zin and an open-loop current gain Ai(s) = ω0s ,
the two output currents can be derived by simple small-signal analysis as
iout+ = iin
1
1 + s 2R+Zinω0R
, (5.8)
iout− = −iin
1− s Zinω0R
1 + s 2R+Zinω0R
. (5.9)
In these equations, DC-current gains±1 with ideally matched resistors are assumed, so
that R1 = R2 = R3 = R4 = R. The equations clearly shows that, provided the impedance
level of the resistor network is significantly higher than the open-loop input impedance
of the current-mode operational amplifier, the two output currents are well balanced,
even at the corner frequency.
In these calculations, all high frequency losses between the inverting and nonin-
verting outputs of the current-mode operational amplifier deriving from parasitic ca-
pacitances at the output differential pair are neglected. However, these nonidealities
begin to dominate the behaviour of the circuit only well above the corner frequency.
5.6 Noise in current-mode circuits
5.6.1 Class-A CMOS CCII+
The noise analysis of current-conveyors and other current-mode amplifiers is not as
straight-forward as with voltage-mode operational amplifiers. Because the low gain of
the first and second generation current-conveyors almost all transistors in the circuits
contribute to the total output noise and therefore referring the noise to the input may
not be as straightforward as with traditional operational amplifiers. The output noise
of the second generation current-conveyor depends on the impedance level at the Y-
terminal differently to the way it depends on the impedance level at the X-terminal,
which further complicates the noise modelling.
The general noise test set-up of the second generation current-conveyor is pre-
sented in Figure 5.16a, where two resistors Rsy and Rsx are connected to the conveyor
input terminals. As an example, the output noise current di2z is derived in the case of the
simple class-A MOS CCII+, depicted in Figure 5.16b. For simplicity, the case where
Rsy = 0 and Rsx = ∞, i.e. a simple current amplifier, is considered. Consequently,
neglecting high frequency effects, the output noise current is
di2z
∣∣∣∣
Rsy=0,Rsx=∞
= di21 + di22 + di2B1 + di2B2, (5.10)
if the forward current gain is assumed to be exactly one. Similarly, if Rsx = 0 the
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Figure 5.16 a) Noise test set-up for a second generation current-conveyor. b) Noise in simple
class-AB MOS CCII+.
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resulting output noise current is
di2z
∣∣∣∣
Rsy=0,Rsx=0
= di21 + di22 + di2B2 + di23 + di24 + di2B4, (5.11)
A comparison of these two equations reveals that the noise arising from the NMOS
current-mirror and the current source IB2 is present at the output regardless of the
impedance level at the X-terminal. Therefore, these noise sources can be combined
into an equivalent current noise source di2zeq at the Z-output as
di2zeq = di21 + di22 + di2B2. (5.12)
Similarly, the noise term arising from the current source IB1 is missing in Equation
5.11 and consequently it can be expressed as an equivalent current noise source di2xeq
at the X-input as
di2xeq = di2B1. (5.13)
The remaining noise sources in Equation 5.11 can be collected to an equivalent
voltage noise source dv2xeq at the X-terminal as
dv2xeq =
di23 + di24 + di2B4
g2m4
. (5.14)
Since the voltage gain from Y- to X-terminal is very close to one, this equivalent noise
source can also be moved to the Y-terminal as dv2yeq.
The noise model for the second generation current-conveyor, using the equivalent
noise sources discussed, is shown in Figure 5.17a [14]. However, there is one equiva-
lent current noise source present in the model that has not been discussed. Equations
(5.10) and (5.11) both assume that Y-terminal is shorted to ground. However, with
high Y-terminal impedance levels, current noise in this terminal contributes to the total
output noise, resulting in an equivalent current noise source di2yeq the Y-terminal as
di2yeq = di2B3 + di2B4. (5.15)
The total output noise of the test set-up of Figure 5.16a, according to the conveyor
noise model, can be expressed as
di2out = di2zeq +
(
Rsx
Rsx + Zx
)2(
di2xeq +
4kT
Rsx
d f
)
+
dv2yeq + R2sydi2yeq + 4kT Rsyd f
R2sx
, (5.16)
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Figure 5.17 Equivalent noise sources of a second generation current conveyor. a) An accurate
model. b) A simpler and less accurate model.
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where Zx = 1gm4 . The equation clearly shows that the lowest noise is achieved by max-
imising Rsx and minimising Rsy. Consequently, the output noise approaches the noise
of a simple current-mirror, thus minimising the noise of transistors M1 and M2 as well
as the current sources IB1 and IB2, proves to be an efficient way of restricting the noise
level, as Equation (2.33) for the current noise MOS-transistors clearly shows.
In most applications Rsx Zx and thus the equivalent current noise source di2zeq can
be moved to the X-terminal without significant errors although it is not theoretically
correct [15]. Similarly, in most cases RsxRsy so that di2yeq can be omitted. Therefore,
the noise model can be simplified to an equivalent circuit of Figure 5.17b, where
di2in = di2xeq + di2zeq, (5.17)
dv2in = dv2yeq. (5.18)
5.6.2 Other low-gain conveyor topologies
With the method described, four equivalent noise sources can also be derived for other
conveyor topologies. In a simple class-A MOS CCII-, as in Figures 3.8a and b, the
current noise at Y-terminal di2yeq can be omitted since the Y-input node is a MOS-
transistor gate. Similar assumption holds true for certain MOS CCII+ topologies such
as those in Figures 3.14 and 3.15.
The symmetrical topology of push-pull conveyors eliminates the bias current source
at the X-terminal and thus there is no current noise source di2xeq. Because the noise in
MOS-transistors depends on the transistor transconductance, lowering quiescent cur-
rent reduces noise without sacrificing the maximum output current, resulting in an
increased dynamic range. This occurs at the expense of speed. Additionally, when the
signal amplitude exceeds the quiescent current, transistor transconductance and noise
become signal dependent.
The noise model discussed can also be used to depict the noise behaviour of the
first generation current-conveyors [14]. When the Y-terminal is grounded, the noise
behaviour is almost identical to the second generation current-conveyor. However,
because the X-terminal input impedance is low, combining both X- and Z-terminal
current noise sources into one equivalent input-reduced current noise source is pos-
sible. Because of the internal feedback in this conveyor, additional current noise is
generated to the Y-terminal.
5.6.3 High-gain current-conveyor
The input stage of almost all current-mode feedback amplifiers discussed in Chapter
4 is either a positive or a negative second generation current-conveyor. Therefore, the
conveyor noise models of Figure 5.17 can be used to simplify the noise calculations
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Figure 5.18 a) The noise test set-up for a dual-output high gain current-conveyor. b) The noise
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of current-mode feedback amplifiers. To illustrate this, the high gain conveyor design
example of Figure 4.16 is used. Thus, in the resulting equivalent circuit, the only
transistors not included in the conveyor noise model are the output stage transistors
M3, M4, M14 and M15, as depicted in Figure 5.18b.
By using the circuit configuration of Figure 5.18a, the noise of most high-gain
current-conveyor applications can be evaluated. Since the closed-loop input impedance
at the X-terminal is in most cases significantly lower than Rsx, the output noise voltage
dv2o at the Z1-output can be approximated at low frequencies as
dv2o ≈
(
1 +
R f
Rs
)2(
dv2y1 + R
2
sydi2y1 + 4kT Rsyd f
)
+R2f
(
di2x1 + di2z1 +
4kT
Rsx‖R f d f
)
+
R2f(
1 + Ai +
R f
Rl
)2 (di23 + di2B14 + 4kTR f ‖Rl d f
)
. (5.19)
Because the open-loop current gain Ai is high, the noise contribution of output transis-
tors M3 and M14 can be neglected unless very high frequencies are considered. If the
output current noise is required, it can be obtained by letting
di2o1 =
dv2o
R2l
. (5.20)
Since the replica output is outside the feedback loop, the noise contribution of
transistors M4 and M15 cannot be neglected, and thus the output current noise is
di2o2 =
dv2o
(R f‖Rl)2
+ di24 + di2B15. (5.21)
However, the replica output is typically used in the closed-loop current-conveyor con-
figuration of Figure 4.15b without resistive feedback. Consequently, the output current
noise can be expressed as
di2o2 ≈ A2icl
(
di2x1 + di2z1 + di23 + di2B14
)
+ di24 + di2B15, (5.22)
where Aicl is the closed-loop current gain depending on the aspect ratios of the output
transistors M3, M4, M14, and M15. Therefore, the noise contribution of the output
transistors becomes more significant whereas the resistor noise and the conveyor input
voltage noise is omitted.
The examples discussed clearly show that the noise of the output transistors con-
tribute to the total output noise and therefore the noise model for the high-gain current-
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Figure 5.19 The equivalent noise sources of a multi-input high-gain current-conveyor.
conveyor should also include equivalent output current noise sources, as depicted in
Figure 5.19. In this model, the equivalent noise sources at Y-terminal are identical to
the noise sources of the input CCII-. However, the remaining noise sources are divided
between the X-terminal and the two Z-outputs according to the following equations:
di2xeq = di2x1 + di2z1, (5.23)
di2zeq1 = di23 + di2B14, (5.24)
di2zeq2 = di24 + di2B15. (5.25)
5.6.4 Other current-mode feedback amplifiers
The current-mode operational amplifier is similar to the high-gain current-conveyor.
The input stage is typically a positive second generation current-conveyor. However,
a negative current-conveyor can similarly be used as an input stage if the two output
terminals are interchanged. Therefore, the only significant difference between the two
current amplifier types is the structure of the output stage.
For the same reason, the noise model of the current-mode operational amplifier is
also very similar to the noise model of the high-gain current-conveyor. The current-
mode operational amplifier has only one input, namely the X-terminal of the input
conveyor, while the Y-terminal is always connected to the analogue ground. Therefore,
the Y-terminal current noise can be omitted and the Y-terminal voltage noise source
moved to the current input, the X-terminal. Similarly, adding noise sources deriving
from the output stage is relatively straightforward.
The noise behaviour of current-feedback operational amplifiers is generally mod-
elled by an equivalent voltage noise source at the noninverting input and an equivalent
current noise source at the inverting input, as in the simple conveyor noise model of
Figure 5.17b. The voltage follower output stage of the current-feedback operational
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amplifier does not contribute to the total output noise voltage unless there is current
noise present in the voltage follower output since this noise slightly adds the input
referred current noise.
5.6.5 General notes on current amplifier noise
Most current-mode amplifiers are difficult to optimise for low noise because such am-
plifiers can be used in wide variety of applications. The best example of this is the
high-gain current-conveyor. When the high-gain current-conveyor is used as a replace-
ment for a voltage-mode operational amplifier, the input source follower has a strong
impact on the total noise whereas the output transistors do not contribute to the total
output voltage noise. However, when a dual output high-gain current-conveyor is con-
nected as a closed-loop current amplifier, the situation is different: the noise due to the
input source follower can be neglected while the output transistors exert a significant
contribution to the total output current noise.
Nevertheless, it is not possible to design a voltage-mode operational amplifier that
would provide optimal noise performance in all applications. Voltage-mode opera-
tional amplifiers with a bipolar input differential pair exhibit a low voltage noise but a
relatively high current noise, rendering them optimal for low impedance levels. Lower
current noise levels can be obtained by using junction or MOS field-effect transistors
in the input differential pair. The lowering of the current noise takes place at the ex-
pense of the voltage noise and thus FET-input operational amplifiers are better suited
to higher impedance levels.
The most straightforward way to compare the noise performances of current-mode
and voltage-mode amplifiers is achieved by comparing the commercial bipolar current-
feedback operational amplifier to commercial bipolar voltage-mode operational ampli-
fiers. In the case of a typical current-feedback operational amplifier such as AD844 [5],
the input referred white noise voltage density is 2 nV/
√
Hz, which is relatively low
compared to most low-noise voltage-mode operational amplifiers in the market. The
input referred white noise current is approximately 10 pA/
√
Hz, which is at least ten
times higher than the input current noise levels of typical bipolar voltage-mode opera-
tional amplifiers. However, most commercial current-feedback operational amplifiers
are targeted at video applications, where impedance levels are around 75 Ω and thus
current noise has very little effect on such applications.
Similarly, the measurement results of a CMOS current-feedback amplifier [18]
presented in Figure 4.6 show relatively comparable input voltage noise levels to typical
CMOS voltage-mode amplifiers. This CMOS current-feedback operational amplifier
topology does not have current noise present at the noninverting terminal. However,
there is still current noise present at the inverting input terminal, rendering CMOS
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current-feedback amplifiers noisier than CMOS voltage-mode operational amplifiers
with high impedance levels.
The dynamic range of current-mode amplifiers can be readily scaled by increasing
bias current, which is similarly the case with voltage-mode amplifiers. When signal
clipping occurs in the amplifier, both voltages and currents are distorted. Therefore,
maximising the dynamic range with low supply voltages does not depend on whether
the amplifier uses voltages or currents as a signal. A wide dynamic range is achieved
by selecting the most suitable circuit topology for the application and performing the
electrical design carefully.
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Chapter 6
Current-mode continuous-time
filters
Since inductors in integrated circuits are feasible components exclusively at the giga-
hertz range below these frequencies, integrated filters are realised as active continuous-
time filters. The inductors can be replaced in the active filters with simulated induc-
tances, using either generalised immittance converters (GICs) or gyrators [1, 2]. How-
ever, most active filters are constructed by using lossy and lossless integrators as build-
ing blocks [1, 2, 3]. Converting a passive filter prototype to a signal-flow-graph and,
further, to an integrator-based block diagram is well covered in the literature [1,2,4,5].
In this book, therefore, predominantly the different integrated CMOS realisations of
these integrators are concentrated on.
A considerable debate has arisen surrounding the term ’current-mode filter’. In
effect, filters can be considered neither voltage- nor current-mode, as in filters both
voltages and currents must be taken into account simultaneously. However, active
filters can be realised with very different building blocks, which can be considered as
voltage-mode or current-mode devices. Therefore, in this book the term ’voltage-mode
filter’ refers to a filter in which voltage-mode operational amplifiers or operational
transconductance amplifiers (OTAs) are used as building blocks. Similarly, when the
filter is constructed using current-conveyors or other current amplifiers, it is considered
current-mode. Operational transconductance amplifier based filters (OTA-C filters) are
also occasionally referred to as current-mode filters, but as OTAs are in most cases used
in similar ways to voltage-mode operational amplifiers, the term current-mode is here
restricted to building blocks that have at least one low impedance input.
Before moving to current-mode realisations of integrators, first the typical voltage-
mode integrator realisations are discussed. However, comparing the performances of
different continuous-time active filter building blocks is difficult unless a common
figure of merit is used for the different integrator realisations. Quality factor is widely
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used as a figure of merit in passive filter components and, actually, a quality factor can
also be derived for integrators [2].
6.1 Integrator quality factor
Let us first consider an ideal lossless inductor as an integrating element. Thus, the
inductor integrates the voltage vL across the inductor resulting in a frequency depen-
dent current through the inductor iL( jω) = vLjωL . If the inductor is replaced with a lossy
inductor with a series resistance RL as in the lossy element, the resulting integration
function is
H( jω) = iL
vL
=
1
jωL + RL . (6.1)
The quality factor of an element is essentially a measure of the energy that is stored
compared with the energy that is dissipated in a steady-state sinusoidal excitation. In
the case of inductors, the quality factor is derived as [1, 2]
QL(ω) = ωLRL . (6.2)
Comparing Equations (6.1) and (6.2) the quality factor of an integrator can be ex-
pressed in a general form as [2]
QI(ω) =
Im
(
1
H( jω)
)
Re
(
1
H( jω)
) =− Im(H( jω))
Re(H( jω)) . (6.3)
The quality factor depends strongly on the frequency. Additionally, for active com-
ponents, the quality factor can be negative. A positive quality factor entails a positive
phase error (phase lead) while a negative quality factor entails a negative phase error
(phase lag). To demonstrate this effect, the relation between integrator quality factor
and phase can be easily derived as [2]
ΦI =−pi2 + arctan
1
QI(ω) . (6.4)
If integrators with opposite sign quality factors are present in the active filter, it is
possible that phase errors in the filter cancel each other out. Therefore, with inventive
circuit techniques, the quality factor of an active filter may exceed the quality factors
of the components, a situation which is impossible with passive filters.
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Figure 6.1 Lossless inverting integrator realised with a voltage-mode operational amplifier
and integrated passive components.
6.2 Voltage-mode active-RC integrators
Perhaps the most widely known active filter technique uses operational amplifiers,
resistors, and capacitors to construct integrators and filters. In most CMOS-processes,
there are high quality polysilicon or metal capacitors available, whereas high quality
resistors are available in few dedicated analogue CMOS processes or they are available
as a costly additional option. Even when both high quality capacitors and resistors are
available in the process, the RC time constant may vary by almost ±50% when both
process variations and different environment conditions are taken into account [6].
The integrated resistors in particular have large process variations and temperature
dependencies. Similarly, the capacitance density of the capacitors may vary from die to
die by more than±10% and this variation does not correlate with the process variations
of the resistors.
As the time constant variation is too large for most applications, variable time
constants, controlled by an additional calibration or auto-tuning circuit, are needed
in integrated RC-active filters. In most cases, a variable integrating time constant is
realised as a switched array of parallel capacitors, as shown in Figure 6.1 [6]. The
size of the switched capacitors are binary weighted in order to simplify the digital
control of time constants. Whether the CMOS-switches should locate at the input or
the output of the amplifier depends on the requirements of the application. At the
inverting input node, the switch on-resistance has almost no effect on the linearity
but the parasitic capacitances of the switch are added to the inverting input and thus
more phase lag occurs. Alternatively, at the output node, the switch on-resistance
degrades the linearity, particularly at high frequencies, but the parasitic capacitances
of the switches have minimal effect on the performance of the integrator.
In the parallel capacitor array, the limited on-resistance of the CMOS-switches
used have a minimal effect on the high-frequency performance of the integrator since
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any resistance in series with the integrating capacitor results in a phase lead at high
frequencies. This phase lead reduces the high-frequency phase lag deriving from the
limited bandwidth of the operational amplifier. However, the amount of the phase lead
deriving from the CMOS-switches is quite insignificant because the main integrating
capacitor shunts most of the current past the switches at high frequencies.
If integrated resistors with low temperature dependencies such as thin-film resis-
tors are used, it may be possible to calibrate the filter only once during the testing
phase and store the correct switch control data to a small non-volatile memory. Then
also the tuning circuit can be included in the testing system rather than the integrated
circuit. In most cases, only resistors with large temperature coefficients are available
and thus the tuning procedure must be repeated within relatively short intervals and
thus an on-chip auto-tuning circuit is required.
There are numerous ways to realise the auto-tuning for the RC-active filter [7,8]. In
most systems, there is an accurate clock signal available so that a digital timer circuit
can be designed that measures the integration time between two reference voltages
and a special control logic increases the active capacitances in the capacitor array,
provided that the correct value is found [8]. Alternatively, a reference resistor realised
as a switched capacitor circuit is used as a reference slope in an auto-tuning circuit
resembling a dual slope integrating A/D-converter widely used in digital multimeters
[6, 7]. Similarly, also successive approximation techniques can be used in the tuning
procedure [9].
Because of the discrete nature of the time constant control an idle period is usually
required in the system so that the switching of the capacitors does not disturb the
operation of the system. On the other hand, in the digital control there is no long-term
drift in the control circuit itself unlike in a fully analogue continuous-time control loop
which cannot hold the found calibrated state for long. Since the digital control can be
disabled for relatively long time periods, it can be turned off while unused and thus
power is saved and the interference deriving from the auto-tuning circuit is reduced.
Operational amplifiers with high open-loop gain and low distortion are relatively
easy to design. Similarly, integrated capacitors have a very low signal dependency and
if the CMOS-switches are placed at the inverting input the distortion arising from the
switches is similarly low. Therefore, the linearity of active-RC filters using voltage-
mode operational amplifiers is usually limited by the signal dependency of the inte-
grated resistors.
The transfer function of the discussed inverting integrator is expressed as
H(s) =− 1
sRC
Av(s)
1 + Av(s)+ 1sRC
, (6.5)
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where Av(s) is the open-loop gain of the voltage-mode operational amplifier. If one-
pole model is assumed with limited DC-gain for the operational amplifier open-loop
gain
Av(s) =
ω0
s + ω0Av(0)
, (6.6)
then letting s = jω the quality factor of the integrator is expressed using Equation (6.3)
as
QI (ω)≈ 11
ωRCAv(0) − ωω0
. (6.7)
In most cases the open-loop DC-gain is very large so that the quality factor equation
reduces to
QI (ω)≈−ω0
ω
. (6.8)
This means that for accurate high-Q filters the corner-frequency of the filter should be
almost two decades lower than the operational amplifier unity-gain frequency. Fur-
thermore, since the voltage-mode operational amplifier needs to be unity-gain stable
even with relatively large capacitive loads, the unity-gain frequency of the operational
amplifier is significantly lower than the fT of the transistors available in the integration
process. Therefore this active filter technique is used at relatively low frequencies in
low distortion applications.
6.3 OTA-based integrators
Another widely used continuous-time filtering technique uses operational transconduc-
tance amplifiers (OTAs) as building blocks. A typical folded cascode OTA is shown
in Figure C.3 in Appendix C. Thus, the transfer function of the lossless inverting
integrator of Figure 6.2a is
H(s) =− gm
(go + sC)
(
1 + sp2
) , (6.9)
where gm is the transconductance of the OTA, go is the limited output conductance, and
p2 is the nondominant pole of the OTA, generally deriving from the cascode transistors.
Similarly, the quality factor for the lossless integrator is
QI(ω)≈ 1go
ωC − ωp2
. (6.10)
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Figure 6.2 Inverting integrators based on operational transconductance amplifiers. a) Lossless
OTA-C integrator. b) Lossy OTA-C integrator.
If cascode techniques are used in the OTA output, the output conductance is insignifi-
cant enough to be neglected in the quality factor equation, so that it reduces to
QI(ω)≈− p2
ω
. (6.11)
The quality factor of the OTA-C integrator depends on the nondominant pole of the
amplifier deriving from parasitic capacitances of an internal node of the amplifier. This
pole is at a significantly higher frequency than the unity gain frequency of a typical
voltage-mode operational amplifier and thus a better high frequency performance can
be obtained with OTA-C filters than with voltage-mode active-RC filters.
Lossy integrators can be realised in active-RC filters simply by adding a resistor
in parallel with the integrating capacitor whereas in OTA-C filters, lossy integrators
require an additional OTA as an active load resistor, as depicted in Figure 6.2b. On
the other hand, in single-ended active-RC filters noninverting integrators require two
operational amplifiers whereas an inverting OTA-C integrator can be changed to a non-
inverting integrator simply by swapping the inputs of the OTA or by feeding signal to
both inputs and thus realising the inverting and the noninverting integrators simulta-
neously with the same OTA. Moreover, the transistor-level realisations of OTAs are
commonly quite area and power efficient and thus OTA-C filters require less area and
power than active-RC filters.
6.3.1 The effects of process variation and temperature drift
The transconductance gm of the OTA depends on temperature and other process vari-
ations. Therefore, the transconductance is conventionally controlled by the bias cur-
rent [10,11,12] although, in some OTA-topologies, the transconductance is controlled
by an additional control voltage [13] or by the supply voltage [14]. Because of the tem-
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Figure 6.3 Inverting OTA-based integrators with lower sensitivity to parasitic capacitances. a)
Lossless OTA-Miller integrator. b) Lossy OTA-Miller integrator.
perature drift of the OTA transconductance, the bias current must be continuously auto-
tuned. A typical tuning arrangement [3,10] includes an OTA-based current-controlled
oscillator controlled by a phase-locked loop. There are numerous alternative ways
to auto-tune the OTA-C filter. However, almost every method uses a replica OTA-
integrator and a reference frequency.
Because the integrating capacitor in OTA-C integrators is grounded, all parasitic
capacitances connected to the same node are added to the total integration capacitance.
These parasitic capacitances may also affect the shape of the filter transfer function and
consequently auto-tuning the filter corner frequency cannot cancel out all effects of this
process variation although the same applies to several other nonidealities in the filter.
Additionally, these parasitic capacitances are signal dependent, resulting in increased
distortion, particularly with high-frequency filters, where relatively small capacitors
are required.
Such sensitivity to parasitic capacitances can be reduced by using active Miller-
integrators rather than grounded integration capacitors, as described in Figure 6.3
[3, 15]. It is tempting to assume that using an OTA-Miller integrator, rather than a
conventional OTA-C integrator, increases the area and the power consumption of the
filter. However, the voltage amplifier A2 does not have to drive a resistive load and
the transconductance of input OTA contributes additionally to the total integrator DC-
gain and consequently the amplifier A2 can be as simple as a common-source amplifier
stage. Moreover, since the OTA is now driving a low impedance load no cascode
transistors are required to increase the OTA output impedance. Therefore, the transis-
tor level realisations of OTA-Miller integrators are almost as simple as conventional
OTA-C integrators and thus also competitive area and power efficiency is attained.
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When the Miller-integrator is realised with a simple common-source amplifier
stage, there is also a right half-plane zero in the frequency response arising from the
feed-forward effect of the integrating capacitor. In the voltage-mode active-RC inte-
grators, this effect can generally be neglected because of the large open-loop gain and
moderately low output impedance of the operational amplifier. However, this right
half-plane zero is easily compensated by adding a resistor in series with the integrat-
ing capacitor, as in most Miller-compensated operational amplifiers [3, 5, 15]. This
resistance is normally realised with a MOS-transistor operating in triode region. For
this transistor, a bias circuit that provides adequate tracking of process and tempera-
ture variations is relatively straighforward to realise and thus this nonideality seldom
restricts the high-frequency performance of the OTA-Miller filters.
6.3.2 Transconductance linearity
When the transconductance of the OTA is realised with a simple differential pair, de-
scribed in Figure 6.4a, a significant amount of distortion also results. The large signal
equation of the differential pair is derived in Equation (C.21) in Appendix C, resulting
in a third order intermodulation distortion equation of
IM3 = 332
(
vˆin
VGS−Vt
)2
. (6.12)
Because of the symmetry in the circuit, even harmonic distortion can be neglected.
Theoretically, an intermodulation distortion level of 1% is reached at one third of the
maximum signal amplitude and in practice this distortion level is reached at lower
signal amplitudes.
Although the OTA transconductance has significant nonlinearities, filter realisa-
tions include feedback loops of two or more OTAs, which reduce the low frequency
distortion, particularly in low-pass filters. Unfortunately, near the filter corner fre-
quency, distortion reduction is no longer attained, as discussed earlier in the context
of current-mirror and current amplifiers. In continuous-time filters, there are normally
significant gain peaks near the filter corner frequency reducing the maximum signal
amplitude. The distortion in OTA-C filters may be high, even at low frequencies, if the
first OTA in the filter is not included in a feedback loop.
The linearity required in most applications results in either low signal levels or
large gate voltages when simple differential pairs are used as the transconductance
element. Therefore, minimising the distortion and maximising the dynamic range re-
quires a more linear transconductance element, particularly at low supply voltages. A
simple method for reducing the distortion is to use two or more differential pairs in
series as described in Figure 6.4b [11]. In the case of two differential pairs, the sig-
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nal amplitude seen by one differential pair is halved, resulting in only a quarter of the
distortion that one differential pair would generate. However, adding more differential
pairs in series will rapidly decrease the high frequency performance.
A widely used distortion reduction technique is the source degeneration technique.
The simplest realisation of a source degenerated differential pair is shown in Figure
6.4c. There, the bias current source is split into two identical current sources and the
transistor M3 is used as a voltage controlled source degeneration resistor. The linear
range of the source degenerated differential pair can be extended by the arrangement in
Figure 6.4d where two MOS-transistors in parallel are dynamically biased by the input
voltage [12]. The linearity of a source degenerated differential pair increases with the
degeneration resistance. However, with low supply voltages it may be difficult to re-
alise very large source degeneration resistances without sacrificing too much dynamic
and tuning range. Moreover, heavily degenerated transconductances lead additionally
to large time constants in the filter and thus this technique is not the optimal choice for
high frequency filters.
The transconductance of a MOS-transistor is very linear in the triode region if
the drain-source voltage of the transistor is kept constant. In BiCMOS realisations
the differential pair transistors can be forced into the triode region with bipolar cas-
code transistors [15, 16]. Since the transconductance of a bipolar transistor is large
compared to MOS-transistors, the drain-source voltages of the differential pair transis-
tors are relatively signal independent and thus low distortion will result. Because the
drain-source conductance of a MOS-transistors is low in the triode region the output
impedance of the OTA may remain relatively low with simple cascode techniques and
as a result OTA-Miller integrators are common with this linearization technique [15].
6.4 Integrators with MOS-resistors
In voltage-mode active-RC filters the resistors can also be realised with MOS-transistors
operating in the triode region [17]. Since MOS-resistors have significant nonlineari-
ties, fully differential integrators are widely used in these filters because in this case
even order distortion is efficiently rejected. The distortion can be reduced further by
using cross-coupled MOS-transistors in the configuration of Figure 6.5. The resistance
is controlled by a difference between two control voltages, resulting in an extended
tuning range as the resistance increases to infinity, while both control voltages become
identical if ideally matched MOS-transistors are assumed. However, very high resis-
tance values cannot be used in practice because of device mismatches and noise.
In the case of both cross-coupled and simple MOS-resistors, rather high control
voltages are required to ensure the triode region operation for the MOS-resistors. How-
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ever, this makes it difficult to achieve a large signal swing with low supply voltages
with this filter technique. Since this filtering technique is based on voltage-mode op-
erational amplifiers, only a moderate high-frequency performance is achieved. More-
over, MOS-resistors require continuous tuning. Therefore, this circuit technique is
seldom used in the case of modern deep-submicron CMOS-processes. However, in
CMOS-processes without a high-quality integrated resistor, a MOS-resistor based ac-
tive filter may be feasible at low frequency and low distortion applications.
6.5 Current-conveyor based filters
As demonstrated in Chapter 3.1.3, integrators are easily realised with current-conveyors.
Since most class-A CCII- implementations avoid output current-mirrors by using in-
stead a current folding, lower distortion can be achieved than with class-A CCII+ im-
plementations. An inverting active-RC integrator based on this negative conveyor is
presented in Figure 6.6a. Similarly, MOS-C integrators based on negative conveyors
can be realised. In order to reject even order nonlinearities differential integrators are
typically used, as depicted in Figure 6.6b. In most cases, this differential integrator
requires additionally a common-mode feedback circuit to set the DC-voltages at the
outputs.
The transfer function of a lossless current integrator based on a positive second
generation current-conveyor was previously derived in Section 3.2.3 as Equation (3.33).
For most negative second generation current-conveyors, the frequency dependencies of
the forward voltage and current gains can be neglected because the parasitic capaci-
tances at conveyor terminals dominate the frequency behaviour regardless. Conse-
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quently, neglecting the limited DC-gain the transfer function of the inverting voltage
integrator can be simplified to
Av(s) =− 1
s(R + Zx)(C +Cz)
1 + sz
1 + sp
, (6.13)
where both the pole and the right half-plane zero are arising from the parasitic capaci-
tance at the X-terminal
z =
1
RCx
, (6.14)
p =
1
(Zx ‖ R)Cx , (6.15)
Based on this transfer function, it is easy to calculate the integrator quality factor as
QI(ω)≈ 1
ω
pz
z− p . (6.16)
The resistance R should be considerably larger than the X-terminal impedance Zx
in order to keep the distortion and time-constant temperature drift low. Therefore, the
zero z is at a significantly lower frequency than the pole p. Compared to OTA-C filters,
better linearity is obtained with CCII- based filters at the expense of high-frequency
performance. However, the high-frequency performance of the conveyor based filters
is still good in comparison with voltage-mode operational amplifier based active-RC
filters.
If the differential conveyor based MOS-C integrator of Figure 6.6b are compared
to the source degenerated differential pair in Figure 6.4c, these two circuits are found
very similar. The differential conveyor integrator can be considered a generalised case
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of the source degenerated differential pair, where the input transistors M1 and M2 can
be replaced with more complex circuits. In effect, in most OTA-C filters with source-
degenerated transconductance elements, current-conveyor like structures can be found.
As an illustration, the transconductor of Figure 6.7 [20] is presented. In this case
additional voltage amplifiers A1 and A2 are used to boost the transconductance of tran-
sistors M1 and M2 so the linearity and accuracy of the transconductor depends almost
solely on the source degeneration resistor R. Unfortunately, the voltage amplifiers
A1 and A2, driving the transistors M1 and M2, have limited input and output voltage
ranges, reducing the applicable input voltage range of the transconductance element
and thus limiting its use in low voltage applications.
There are also transconductors that use feedback current amplifiers in closed-loop
to increase the source degeneration accuracy. A high-gain conveyor is found in the
core of many linearised transconductors [21,22]. There are other circuit topologies that
blur the difference between a high-gain and low-gain conveyor, such as the half-circuit
of a differential transconductor displayed in Figure 6.8a [23]. This circuit closely
resembles a dual-output high-gain conveyor connected in a closed-loop operating as
a CCII+. Since all transistors in the signal path are NMOS-transistors, a level-shift
NMOS-transistor M2 is required for large input voltage range. In most n-well CMOS-
processes this means that, because of the bulk-effect, the gate-source voltage of tran-
sistor M2 is high, thus limiting the minimum supply voltage.
A further limitation in this circuit is the signal dependent drain-source voltage
of the current-mirror input transistor M3, which generates distortion as a result of the
channel length modulation. However, if the degeneration resistor is realised as a MOS-
resistor, the distortion arising from the current-mirror M3 and M4 may not add signif-
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icantly to the total distortion of the circuit. In any event, in an application in which a
wide bandwidth supercedes linearity, this circuit is worth trying out.
Another feedback current amplifier based source-degenerated transconductor is
presented in Figure 6.8 [7]. This circuit combines the input structure of a high-gain
current-conveyor to a current-mode operational amplifier like output structure. In or-
der to maximise the input voltage swing, the signal path is folded by an additional
common-gate NMOS amplifier stage (transistor M2).
6.6 Current-mirror based filter
Filters can also be constructed with very simple building blocks. Lossy integrators can
be realised with current-mirrors and lossless integrators with simple common-source
amplifier stages. Because current output signals cannot be shared with other current-
inputs, multiple outputs are required to construct filters. This is readily achieved sim-
ply by making as many replica outputs as are required, as shown in Figure 6.9 [24].
Similarly, additional current-mirrors are required for constructing noninverting inte-
grators.
The distortion performance of a current-mirror used as a lossy integrator was pre-
viously derived in Chapter 2.1.3 and presented graphically in Figure 2.7. Thus, it can
be assumed that current-mirror based filters exhibit relatively high nonlinearity near
the filter corner frequency. The poor linearity near the filter corner frequency is not,
however, critical in all applications. For example, when filtering the output signal of
a D/A-converter the signal energy near the corner frequency of the filter is low, as
depicted in Figure 6.10 and thus quite large nonlinearity at the corner frequency is
tolerated provided that the linearity remains significantly lower above and below the
corner frequency.
In addition to the one-transistor lossless integrator realisation of Figure 6.9b, other
current-mirror based lossless integrator realisations are also published, such as the
single-ended lossless integrator with both inverting and noninverting inputs, shown in
Figure 6.11a [25]. In this circuit, a positive feedback path (transistors M1, M2 and
M4) is used to cancel the input impedance of the second current-mirror parallel to
the integrating capacitor C. The dynamic nonlinearity of this integrator is derived in
Appendix D. Those calculations show that, if the integrating capacitor is significantly
larger than the parasitic input capacitance of the current-mirrors, the nonlinearity of
the dual current-mirror integrator is almost identical to the nonlinearity of the one-
transistor integrator of Figure 6.9b.
Similarly, the small-signal transfer function can be derived for both the inverting
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and the noninverting integrator signal paths as
iout
iin+
=
ω1ω2
s(s + ω1 + ω2)
, (6.17)
iout
iin−
= − ω2 (s + ω1)
s(s + ω1 + ω2)
, (6.18)
where ω1 = gm1CGS1+CGS2 and ω2 =
gm3
C+CGS3+CGS4+CGS5 . Based on these transfer functions,
the quality factors can similarly be expressed as
QI+(ω) = −ω1 + ω2
ω
≈−ω1
ω
, (6.19)
QI−(ω) = ω
2 + ω1ω2 + ω21
ωω2
≈ ω1
ω
(
1 +
ω1
ω2
)
. (6.20)
Since the zero in the inverting integrator transfer function almost cancels out the pole
the quality factor QI−(ω) is high. However, this circuit requires cascode current-
mirrors in order to minimise the effects of channel length modulation. These cascode
transistors add additional poles to the integrator transfer functions and thus a lower
quality factor results in practice. Furthermore, this integrator is very sensitive to de-
vice mismatches, particularly to the threshold voltage mismatch, because in this circuit
positive feedback is used to enhance the integrator DC-gain.
The differential current-mirror based lossless integrator of Figure 6.11b [26] is
actually very similar to the single-ended circuit. However, because of the symme-
try in the circuit, even order distortion is effectively cancelled out in this circuit as
derived in Appendix D. These calculations also show that, if channel length modu-
lation and device mismatches are neglected, this differential integrator performs like
an ideal integrator. Therefore, the integrator quality factor solely depends on the par-
asitic poles deriving from cascode transistors, and the DC-gain is limited by device
mismatches and channel length modulation. Furthermore, this circuit exhibits a high
input impedance solely for differential input signals, while for common-mode signals,
the input impedance is equal to the input impedance of a plain current-mirror.
Because the differential input impedance of the differential integrator is infinite, in
the ideal case the circuit can be divided into two parts: two linear capacitors integrating
the differential input current and a non-linear fully differential transconductance am-
plifier. Then, the non-linear output current without the integrating function, as derived
in Appendix D, is
iOUT (vin) = iOUT+
(vin
2
)
− iOUT−
(
−vin
2
)
= b1vin− 12
b22
b1 + jωC v
3
in, (6.21)
where b1 = gm =
√
2βIBB and b2 = 12 β. Below the unity gain frequency, this nonlin-
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earity is almost identical to the nonlinearity of a simple MOS differential pair (Figure
6.4a) derived in Equation (C.22) in Appendix C. At higher frequencies, the third order
component of the differential current-mirror based integrator decreases with frequency
leading in lower distortion than in the differential pair. However, in practical circuits,
there are other sources of high-frequency nonlinearity such as cascode devices that
make this advantage over the MOS differential pair relatively insignificant.
The differential integrator outperforms the single-ended integrator both in linearity
and in quality factor. Furthermore, the single-ended circuit uses almost as much cur-
rent and die area as the differential version. In low voltage high frequency applications,
the differential integrator may also perform more effectively than an OTA-C filter,
using simple differential pairs as the transconductance element, because the voltage
needed to ensure saturation region operation for the differential pair tail-current source
is not required in the current-mirror based integrator. Furthermore, in the current-
mirror based integrator, all transistors in the signal path are NMOS-transistors. How-
ever, relatively large saturation voltages are required for the mirror transistors to min-
imise the sensitivity to device mismatches and thus the usable filter frequency range is
limited.
The sensitivity to mismatches can be reduced by such special circuit techniques
as that presented in Figure 6.12 [28]. The differential DC-gain of this integrator is
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derived in [28] as
Adm(0)≈ AmiAmo + Amo6gds
gm + 1− ε−AmiAmo
, (6.22)
where ε represents the total mismatch between the two current-mirror chains and
Ami and Amo represent the current-mirroring ratios of the additional input and output
current-mirrors
Ami =
W2
L2
L1
W1
=
W9
L9
L8
W8
, (6.23)
Amo =
W7
L7
L5
W5
=
W14
L14
L13
W13
. (6.24)
If both Ami and Amo are equal to one, the sensitivity to the mismatch ε is the same as
that in the original differential integrator. However, if it is assumed that AmiAmo < 1
and Amo > 1, then choosing, for example, Ami = 110 and Amo = 9 the sensitivity to
mismatches is significantly reduced.
The additional current-mirrors add at least two poles to the integrator transfer func-
tion. Furthermore, the pole deriving from the output mirrors is at a relatively low
frequency since the required current gain leads to large gate areas. Therefore, this in-
tegrator is not suitable for high-frequency applications. However, this circuit structure
additionally improves the common-mode rejection of the integrator. Therefore, input
stages in a low voltage current-mode system may prove a suitable application for this
circuit.
6.7 High-gain current-conveyor based filters
As described in Chapter 4.4, the high-gain current-conveyor can be used as a direct re-
placement for a voltage-mode operational amplifier and thus active-RC integrators can
also be realised, as seen in Figure 6.13a. Because of the relatively simple circuit struc-
ture of the high-gain conveyor, higher filter corner frequencies or lower power con-
sumption are more feasible than in the case of conventional voltage-mode amplifiers.
Furthermore, in most single-ended filter topologies, additional inverting amplifiers are
required that can be realised with a dual-output CCII∞ without resistors leading to
enhanced high-frequency performance and reduced area.
Similarly, low-gain current-conveyors can be constructed with this amplifier. There-
fore, source-degenerated transconductance elements can be constructed with a dual-
output CCII∞, additionally making the OTA-C filter possible, as shown in Figure
6.13b. Consequently, the input voltage swing in the Y-terminal will limit the maxi-
mum signal swing of the filter whereas in the active-RC realisation almost a rail-to-rail
Z-output swing is possible. Normally, in the active-RC approach, the input structure
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of the CCII∞ can be straightforward since the Y-terminal is used exclusively for set-
ting the DC-voltage level and thus a part of the input structure can be moved into the
bias circuit and shared with several amplifiers. Moreover, because no replica outputs
are required for the CCII∞ based active-RC integrators, a higher power and area ef-
ficiency is reached with the active-RC realization than with the source-degenerated
OTA-C approach, particularly when high-quality integrated resistors are used in both
filter realizations.
In addition to these two high-gain current-conveyor based integrator realisations, a
third way to realise an integrator is possible, in which the integrating capacitor is con-
nected to the internal high-impedance node, resulting in a current-input OTA-C type
integrator. In this integrator, the integrating time constant is set by the transconduc-
tance of the output stage while the input CCII- is used exclusively as a current-buffer
ensuring a high impedance in the intermediate node.
The output stage is, however, a common-source amplifier stage and thus simi-
lar distortion performance to that in the simple current-mirror based filters will re-
sult. Similarly, if a current-mode operational amplifier rather than a high-gain current-
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Figure 6.14 The simulated distortion of the CCII∞ implementation of Figure 4.16 operating
as a CCII+ with and without source degeneration in the output transistors M3 and M4.
conveyor is used, a differential amplifier is used as the output stage and similar dis-
tortion performance results to that of OTA-C filters with simple differential pairs as
transconductance elements.
In this third type of a CCII∞ based integrator, large distortion occurs, particu-
larly near the corner frequency. Therfore, even a slight reduction in distortion would
be welcome. For example, the source degeneration is easy to realise in the output
common-source amplifier stage. The effect of source degeneration is easy to verify
with the CCII∞ implementation of Figure 4.16. Two different source degeneration
methods are used: the output transistors M3 and M4 are resized from 100/5 to 100/2.5
and either a linear 2136 Ω resistor or a NMOS-transistor with aspect ratio of 41/5 and
a gate bias of 1.75 V is added to the output transistor sources. In both cases, the same
effective transconductance as in the original CCII∞ implementation is targeted so that
the corner frequency remains unaltered. The results of the distortion simulations of
these two source degeneration methods is compared with the simulated distortion of
the original circuit in Figure 6.14. In all simulations, the input signal is 20 µA, which
is 20% of the bias current.
The results show that the distortion is quite effectively reduced below the cor-
ner frequency. The MOS-degeneration method in particular effectively reduces the
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second-order distortion. Since the source degeneration MOS-transistors operate in the
triode region, these transistors generate second order distortion, which seems to cancel
out part of the second order distortion of the main output transistors M3 and M4. This
kind of cancellation normally depends on the signal amplitude and process parameter
variation. Moreover, the rejection of the third order distortion is equally effective in
both degeneration methods and thus the MOS-resistors retain no advantage over the
linear resistors in differential circuits, where the second-order distortion is effectively
reduced even without the help of source degeneration.
According to the simulation results, it seems that close to the corner frequency,
source degeneration no longer reduces the distortion. In this region, the non-linear
input impedance of the X-terminal, in conjunction with the parasitic capacitances at
this terminal, add to the total distortion. When constructing a lossy integrator with this
circuit, by placing an additional capacitor in parallel with the gate-source capacitances
of the output transistors M3 and M4, the integrator pole and the distortion peak arising
from the output transistor are moved to lower frequencies. At the same time, the
distortion peak deriving from the nonlinearity at the X-terminal remains unchanged.
However, since this distortion appears significantly above the lossy integrator corner
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frequency, it is effectively attenuated in the output, as seen in the simulation results of
Figure 6.15.
In this CCII∞ implementation, NMOS output transistors and a PMOS input current
buffer were selected for better comparison with an NMOS current-mirror. Therefore,
the nondominant pole because of the PMOS input stage and the dominant pole because
of the NMOS output stage are exceptionally close to each other. If opposite type of
transistors are used in both the input and output stages, these poles become wider
apart and thus lower high frequency distortion results. Because the nonlinearity at
the X-terminal generates largely second order distortion, differential structures help to
mitigate the effects of this secondary source of distortion.
6.8 Multi-output current integrator with a linearised trans-
conductor
In order to maximise the high frequency performance with low supply voltages, sim-
ple current-mirror based integrators would be satisfactory if nonlinearity were not a
problem. However, even in the case of differential current-mirror based filters, the
nonlinearity of the transconductance element is only comparable to the nonlinearity of
a simple differential pair.
The nonlinearity of the CCII∞ in the CCII+ configuration is very similar to the
nonlinearity of a cascode current-mirror and therefore source degeneration can be suc-
cessfully used to lower the distortion of current-mirror based filters as well. Unfor-
tunately, since source degeneration decreases the effective transconductance of the
mirror transistors, as high filter corner frequencies cannot be reached as with current-
mirrors without a source degeneration.
When comparing the lossy OTA-C integrator of Figure 6.16a to a lossy integrator
based on a dual output CCII∞ of Figure 6.16b, one practical difference emerges, even
if both circuits use identical transconductance elements. In the dual output CCII∞
integrator, the transconductance elements are inside the same amplifier cell so that a
minimum distance and optimal matching conditions are easily achieved in the circuit
layout and consequently as low distortion as possible is maintained at low frequencies,
particularly in low-pass filter applications. Careful layout techniques can be used in
OTA-C filters but in most cases still greater distances between circuit elements critical
for accurate matching will result.
Based on such arguments, an optimal continuous-time filter building block for
high-speed low-voltage and low distortion applications should be a current-input de-
vice with a linearised transconductance element as an output stage. Furthermore, this
linearised transconductance element should be readily scalable for more outputs with
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a minimal number of additional circuit elements. In addition, as low distortion appli-
cations are targeted, it would be illogical to neglect differential signals in this filter
building block.
6.8.1 Linearization by drain current difference
For optimal accuracy in simulations, a linearisation method using MOS transistors
operating in one operation region only is preferred. This operation region is preferably
the saturation region deriving from the faster operation and lower noise compared
to the other operation regions of the device. For maximising the voltage swing in
the integrating node, the linearisation principle should use only transistors with their
sources connected to the supply rails. The transconductance element should be easily
multiplied and scaled in order to realise current-mode ladder filters.
A linearisation principle which meets these requirements is presented in Figure
6.17 [11]. A pair of matched MOS-transistors with sources connected to ground are
driven with a differential signal with a well defined common-mode voltage level, re-
sulting in MOS-transistor drain currents
iD1 =
β
2
(vin
2
+VCM−VT
)2
, (6.25)
iD2 =
β
2
(
−vin
2
+VCM−VT
)2
. (6.26)
When the difference of these currents is calculated, a linear output current results as
iD1− iD2 = βvin (VCM−VT ) . (6.27)
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Figure 6.18 Linearised transconductors based on the linearisation principle of Figure 6.17.
An interesting feature of this linearisation principle is that the theoretical maximum
current amplitude for linear operation is four times larger than the quiescent current
IQ =
β
2
(VCM−VT )2 . (6.28)
Clearly, MOS-transistors fall into the weak inversion operating range before turning
off entirely and consequently the practical linear range is commonly around 3IQ. The
drawback of this linearisation technique is that normal current sources cannot be used
to bias the transistor pair since the two output currents have a signal dependent DC-
component.
A straightforward transistor level realisation of this linearisation principle would
be to use a current-mirror to invert one of the drain currents, resulting in the circuit
shown in Figure 6.18a [11]. However, this results in adding a new source of distor-
tion, particularly at high frequencies. This becomes yet worse if large signal swing
is required, because the distortion of the current-mirror is very large when the sig-
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Figure 6.19 a) A CCII+ as a linearised transconductor. b) A differential class-AB transcon-
ductor based on the same principle.
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nal amplitude reaches the bias current level. Similarly, the PMOS current-mirror in
conjunction with the NMOS input transistors is detrimental to the overall distortion
performance.
One of the drain currents can also be inverted by using a PMOS-transistor rather
than an NMOS-transistor. Consequently, the input signal is similarly turned into a
simple single-ended signal, resulting in a plain CMOS-inverter [14]. In this case, the
linearisation accuracy depends on the matching of the process parameters between
NMOS- and PMOS-transistors. However, in modern CMOS-processes, there is only a
weak correlation, if any, between these transistor types.
Tuning the transconductance of an inverter involves tuning its supply voltage,
which normally results in that an additional servo amplifier is used to supply the current
into the filter while regulating the supply voltage level. This circuitry needs headroom
to operate, thereby increasing the minimum operating voltage requirement. In large
high frequency filters, the limited output impedance of this control amplifier may lead
to crosstalk between different integrator stages, resulting in erroneous transfer function
or even in oscillation.
The X-terminal impedance of the push-pull second generation current-conveyor is
linearised by the same principle, as the earlier derived Equation (3.44) shows. There-
fore, this circuit can readily be converted into a transconductance amplifier merely
by grounding the X-terminal and using the Y-terminal as the voltage input and the Z-
terminals as the current-output, as depicted in Figure 6.19a. However, the limited input
impedance at the voltage input may limit the DC-gain of lossless integrators realised
with this transconductor.
A higher input impedance can be reached with the differential input structure of
Figure 6.19b [30], where the input signal is fed to the gates of the input NMOS-
transistors. Cross-connecting the sources of the four input transistors M2, M4, M6,
and M8 results in a similar effect to that of the grounding the X-terminal of the push-
pull CCII+. In the schematic, the output structures are omitted. However, the drain
currents of transistors M2 and M4 are mirrored, as in the conveyor, to form a single-
ended output and, if a differential output is required, identical output structure can be
repeated for the transistors M6 and M8.
Both complementary circuits require a considerable amount of supply voltage in
order to operate. Furthermore, in the differential circuit of 6.19b, the input voltage
range is shifted towards the positive supply rail, so that both the input and output
can operate together in a very limited voltage range even with relatively large supply
voltages. Since the output structures in both circuits use current-mirrors, the high fre-
quency performance of these two circuits is limited. However, because of the push-pull
operation, even order distortion components are at least partially canceled. Addition-
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Figure 6.20 A circuit realising both class-AB and dynamic biased differential transconductors
just by opening or closing the jumper J1.
ally, in the differential circuit even order distortion components arising from the input
transistors are effectively cancelled, leading to better linearity than in the push-pull
conveyor case.
6.8.2 Linearisation by dynamic biasing
The large signal high frequency linearity can be improved by using a dynamic biasing
technique. Thus, a dynamic bias current can be generated by taking the average of the
two drain currents iD1 and iD2
iDB =
iD1 + iD2
2
=
β
2
(VCM−VT )2 + β8 v
2
in. (6.29)
The equation shows that the quiescent bias current depends on the common-mode
input voltage VCM and that the bias current depends on the square of the differential
input voltage vin. When this current is subtracted from both drain currents, the result
is two linear output currents:
iOUT+ = iD1− iDB = β2 vin (VCM−VT ) , (6.30)
iOUT− = iD2− iDB =−β2 vin (VCM−VT ) . (6.31)
Ideally, all nonlinearities are cancelled already in the single-ended output. The lin-
earisation accuracy is degraded by the transistor mismatches and phase errors deriving
from the bias circuitry but because of the differential nature of this structure, even
order distortion terms are further reduced.
The nonidealities of the dynamically biased transconductor can be compared with
the class-AB transconductor of Figure 6.18a by referring to the example circuit pre-
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sented in Figure 6.20. When the jumper is left open, a differential output version of
the class-AB transconductor with NMOS current-mirrors and PMOS input transistors
results. Similarly, when the NMOS current-mirror inputs are short-circuited together
with the jumper J1, the dynamically biased transconductor results. All four NMOS-
transistors are assumed identical as in the case of the PMOS input transistors. NMOS
current-mirrors are selected in order to minimise the errors in the linearisation, partic-
ularly at high frequencies.
One might consider a case whereby a sinusoidal input signal with an amplitude
corresponding to the theoretical limit for linear operation is fed to the transconductor
vin = 2(VGS−VT )cosωt. (6.32)
Then the signal at the NMOS-mirror inputs is
iD1 =
IQ
4
(3 + 4cosωt + cos2ωt) , (6.33)
iD5 =
IQ
4
(3−4cosωt + cos2ωt) , (6.34)
when the jumper is open. Similarly, when the jumper is open a dynamic bias current
is fed into the current-mirrors
iDB =
IQ
4
(3 + cos2ωt) . (6.35)
Therefore, in the dynamically biased case, the current-mirrors must carry a signal
with only a 33% modulation index with the same input amplitude that leads to a 100%
modulation index in the class-AB case. Thus, significantly lower distortion is gener-
ated in the dynamically biased current-mirrors and a superior high-frequency accuracy
is obtained to that of the class-AB version.
The dynamically biased transconductor additionally rejects common-mode sig-
nal by a common-mode feed-forward mechanism [31] provided that all input tran-
sistors remain in the saturation region. However, the transconductance of the circuit
depends on the input common-mode voltage and consequently the circuitry driving
this transconductor should also reject a common-mode signal. Moreover, transistor
mismatches may also lead to leaking of the squared signal into the signal path.
The input transistors of the transconductor can also be biased in the triode region
rather than the saturation region [32]. Thus, the bias current-mirrors carry primarily
DC-signal since the input transistors operate quite linearly, which may lead to im-
proved common-mode rejection. However, for the same reason, the output current
swing of this transconductor does not exceed the quiescent current.
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6.9.1 Filter building blocks
In order to construct filters with the dynamically biased transconductor previously dis-
cussed, certain additional circuitry is required to ensure a proper operation, as can be
seen in the lossy integrator realisation presented in Figure 6.21. Since the dynamically
biased transconductor requires a well balanced differential input signal, an additional
driver amplifier providing these input conditions for the transconductor is placed at
the input of the integrator. This driver amplifier controls the quiescent current and
the transconductance of the transconductor with a common-mode feedback loop and
increases the differential open-loop gain of the integrator by providing a high output
impedance with cascode current-sources.
The transconductor uses PMOS transistors as main elements (MP1A-2B) in order
to maximise the distance between the dominant pole caused by these PMOS-transistors
and the nondominant pole caused by the NMOS-transistors MN1 and MN2 at the
input of the transimpedance driver. The dynamic biasing current is generated by two
additional PMOS-transistors (MP3 and MP4) of equal size. The bias current generated
is then subtracted from the output currents by an NMOS-mirror with a mirroring ratio
of 1/2. From the transconductor circuit realisation, it is clear that by adding two NMOS
and two PMOS transistors, an additional differential current output is formed and the
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Figure 6.21 The principle of a lossy current-mode integrator using dynamically biased lin-
earised transconductors.
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output signal is easily scaled simply by tuning the transistor aspect ratios.
Although in this integrator the driver amplifier is referred to as a transimpedance
amplifier, this integrator is a differential version of the high-gain conveyor based lossy
integrator of Figure 6.16b and consequently the driver amplifier can also be considered
a negative second generation current-conveyor with differential X- and Z-terminals.
However, in earlier publications [33,34,35] the circuit principle was easier to describe
without explaining the entire current-conveyor tradition. Since the function of the
driver amplifier is to convert a small differential current into a large balanced voltage
referring to this amplifier as a transimpedance amplifier is logical in this case.
The transimpedance driver amplifier
The detailed schematic of the driver amplifier is presented in Figure 6.22 and the aspect
ratios of the transistors are listed in Table 6.1. A high output impedance for differential
signals is achieved with the cascode current source MP1-4, which is controlled by the
common-mode sensing double differential pair MNC1-4 [33, 34, 35]. Similarly, the
common-mode feedback loop lowers the output impedance for common-mode signals.
The effect of supply voltage variation is minimised by mirroring the drain currents
of the common-mode sensing transistors symmetrically to the main amplifier with tran-
sistors MPC1-4 and MNC7-8. The common-mode sensing circuit limits the minimum
supply voltage to approximately 2.5 V in the case of the 1.2 µm CMOS-process used
if the sensing circuit operates in strong inversion. The common-mode sensing circuit
operates correctly regardless of the MOS operation region but it may be difficult to
obtain a sufficient differential voltage swing in weak inversion.
The aspect ratios of the common-mode sensing transistors MNC1-4 are relatively
small in order to limit the bandwidth of the common-mode feedback loop thus prevent-
ing common-mode oscillations. The nondominant pole of the common-mode feedback
loop is caused by the PMOS current-mirrors (MPC1, MPC1 and MP1-3). However,
this pole is at a significantly lower frequency than the nondominant pole of the dif-
ferential signal path since this pole is caused by the input NMOS transistor MN1 and
MN2.
The integrator capacitance area can be reduced to one fourth of the original area by
using a floating capacitor between positive and negative signal paths rather than two
separate grounded capacitors [3]. However, with this driver amplifier, the common-
mode feedback remains uncompensated and thus common-mode oscillations may oc-
cur. Therefore there must be a significant amount of grounded capacitance at the output
of the driver amplifier to ensure stability.
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Figure 6.22 The driver in detail.
Transistors Aspect ratio / µm/µm
MN1, MN2 and MNC8 200/1.2
MN3, MN4 and MNC5-7 50/3
MNC1-4 5/10
MP3, MP4 and MPC4 50/1.2
MP1, MP2 and MPC1-3 50/3
Table 6.1 Transistor dimensions of the transimpedance driver amplifier of Figure 6.22.
Transistors Aspect ratio / µm/µm
Figure 6.23a Figure 6.23b
MN1A-2B 60/3
MN3 120/3
MN4 25/3
MN5 25/3 -
MN6 100/1.2
MN7 100/1.2 -
MP1A-2B, MP3 and MP4 60/6
MP5 50/3 25/3
MP6 100/1.2
Table 6.2 Transistor dimensions of the transconductor of Figure 6.23.
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Figure 6.23 The transconductor in detail. a) The first prototype. b) The simplified implemen-
tation of later designs.
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Multiple-output linearised transconductance element
The detailed schematic of the dynamically biased transconductor is presented in Figure
6.23a. The transconductance of the output MOS-transistors MP1A-MP2B is linearised
by the dynamic biasing current generated by the transistors MP3 and MP4. In order
to minimise the effect of the channel length modulation the common drain node of
transistors MP3, MP4 and MN3 is set to the same potential as the driver amplifier
inputs. This is achieved by means of a double-folded cascode structure of transistors
MN4-7 and MP5-6. The feedback loop of the current-mirror is compensated with a
feed-forward 5 pF compensation capacitance C1.
After the fabrication of the first prototype, it became apparent that a simpler way
exists to drive the gates of the NMOS bias mirror, as shown in Figure 6.23b. At
the same time, the compensation capacitor C1 was eliminated, leading to significant
savings in the layout area. Because the variation of the current in the NMOS bias
mirror is low, biasing the NMOS cascode transistor MN5 is not critical. The aspect
ratios of the transistors in the modified bias mirror structure are identical to the earlier
version, excluding the PMOS current source transistor MP5, which must supply only
half of the previous current.
Temperature drift compensation of the integrator time constant
The transconductances in this filter depend on temperature and process variations. As
discussed earlier, there are various automatic tuning schemes to lock the filter time
constants to an external reference, resistor or reference frequency [3]. When using
a frequency reference, feed-through from the tuning circuit may cause problems and
consequently a separate tuning time slot is usually needed in the system level. Further-
more, this tuning must be performed periodically deriving from the temperature drift.
In this filter, however, a different way to adjust continuously the transconductances of
the filter is used. This is achieved by means of a CMOS current reference circuit using
an off-chip reference resistor.
The detailed schematic of the CMOS current reference is presented in Figure 6.24.
The main reference circuit uses a first generation current-conveyor constructed of two
low-voltage cascode current mirrors. The NMOS current mirror has a mirroring ra-
tio of one but the aspect ratio of the PMOS-transistor MP1 is significantly larger than
that of MP2. Therefore, an off-chip resistor REXT is used as a source degeneration
resistor so that the mirroring ratio of the PMOS mirror is equal to one at one specific
current value, thus generating a stable reference current. This type of current refer-
ence conventionally uses transistors in the weak inversion to produce a PTAT current
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Figure 6.24 The current-reference circuit without start-up circuitry
Transistors Aspect ratio / µm/µm
MN1-4 50/3
MNC1-3 50/1.2
MN4 25/3
MNC4 50/1.2
MNCB 8/3
MP1 275/3
MP2 and MP3 50/3
MPC1-3 50/1.2
MP4 25/3
MPC4 25/1.2
MPCB 10/3
MGB 60/6
Table 6.3 Transistor dimensions of the current-reference of Figure 6.24.
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Figure 6.25 The startup circuit of the current reference of Figure 6.24.
Transistors Aspect ratio / µm/µm
MN1 and MN2 50/1.2
MN3 and MN4 5/4
MP1 5/20
Table 6.4 Transistor dimensions of the startup circuit of Figure 6.25.
reference [36]
IREF =
kT
qREXT
lnA (6.36)
if
WMP1
LMP1
= A
WMP2
LMP2
. (6.37)
The PTAT-current may still not be the most effective choice for the MOS-transistor
transconductance temperature drift compensation. Therefore, a case where all the tran-
sistors operate in the strong inversion is considered, resulting in a different reference
current [21, 37]:
IREF =
2
(√
A−1
)2
AβMP1R2REF
. (6.38)
With the 1.2 µm CMOS-process employed, the resulting reference current is approxi-
mately 20 µA with a 10 kΩ resistor REXT .
The effect of the channel length modulation is minimized by the use of cascode
transistors in the reference mirrors and by the symmetrical cascode bias voltage gen-
eration. For this reason, the reference voltage for the common-mode feedback circuits
of the integrators are generated by an additional five transistor circuit (MGB, MN4,
MNC4, MP4 and MPC4) which replicates the DC-voltages of the transconductor.
The CCI-based current reference core has an additional stable operation point,
when all of the transistors are in the off state. Therefore, the startup circuit shown in
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Figure 6.25 is designed to ensure nonzero reference current. In this circuit, transis-
tors MN1, MN2, and MP1 form a logic function from the NMOS bias voltages BBN
and BCN. If any of these voltages are too low, transistors MN3 and MN4 increase
the current through the PMOS current-mirror and the PMOS cascode bias transis-
tor MPCB. This increases the current flowing into the NMOS-current mirror and the
NMOS cascode bias transistor MNCB until the NMOS bias voltages BBN and BCN
are sufficiently increased, which is when the startup circuit shuts itself down.
The biasing technique described reduces the temperature dependency of the filter
time constants to approximately -70 ppm/K in simulations and -100 ppm/K in mea-
surements. Although the CMOS current reference can reduce temperature and process
variation dependencies of the filter, it cannot generally reduce the effect of the capaci-
tance variation when metal or polysilicon capacitors are used. However, if the capaci-
tors are realised with PMOS transistors, both the reference current and the capacitance
depend at least partially on correlated process parameters such as oxide thickness and
thus lower time constant variation results. In any event, the capacitance variation can
be tuned out in the testing phase by adjusting the resistance of the external resistor
REXT . The absolute accuracy without trimming is still more than adequate for many
applications, such as anti-aliasing and smoothing, even with metal or polysilicon ca-
pacitors.
6.9.2 The first filter realisation
With the differential dynamically biased integrator, a third order elliptical low pass
filter suitable for smoothing and anti-alias applications is implemented. The passive
prototype of the filter is presented in Figure 6.26a and the component values of the
filter are presented in Table 6.5. For this circuit, three state variable equations can be
derived as, for example, in [4] as
− v1 = − 1
s(C1 +C2)
(
is− v1Rs + v3sC3− i2
)
, (6.39)
−i2 = − 1
sL1
(v1− v3) , (6.40)
v3 = − 1
s(C2 +C3)
(
−sC2v1− i2 + v3Rl
)
. (6.41)
These equations are easily represented as a block diagram using inverting integrators.
Based on this block diagram, the differential current integrator ladder filter implemen-
tation is derived, as presented in Figure 6.27, which also shows the off-chip compo-
nents used.
The test chip uses differential inputs and a single-ended output. The input voltage-
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Figure 6.26 a) The used ladder filter prototype. b) The block diagram of the filter.
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to-current conversion is achieved using an on-chip polysilicon resistor and an optional
off-chip resistor. An on-chip resistance at the input is needed in order to prevent the
input stray capacitances degrading the phase margin of the first integrator. In the output
current-to-voltage conversion, the same combination of on- and off-chip resistance
is used solely to increase the DC-gain accuracy. The filter capacitances are realised
with polysilicon capacitors and therefore transmission zeroes are easily realised with
floating capacitors.
The transconductances and capacitors in the filter are often scaled so that signal
maxima at all filter intermediate nodes are as closely matched as possible so that max-
imum dynamic range can be reached. However, the signal maxima occur near the filter
corner frequency and, since this filter is targeted at smoothing or antialias applications,
the signal energy is not generally very high at this frequency range. Additionally, in
this third order filter the peaks in the frequency responses are relatively low and thus
the optimised dynamic range is merely a few decibels better than original. For these
reasons, all outputs in the multi-output transconductors are unscaled.
Integrator Q-enhancement
The high-frequency behaviour of the differential integrator used is rather similar to
simple single-ended high-gain current-conveyors. Therefore, the integrator quality
factor can be approximated as
QI(ω)≈− pin
ω
, (6.42)
where pin is the pole cause by the parasitic capacitances at the input of the driver
amplifier (Figure 6.22) and on the transconductances of the input transistors MN1 and
MN2:
pin =
gmMN1
CINP
=
gmMN2
CINM
. (6.43)
It is relatively easy to increase the transconductance of such NMOS input transistors is
merely by increasing the bias current and aspect ratio. However, in order to minimise
power consumption, it is preferable to use as low bias currents as possible.
When the filter is realised with relatively low bias currents, the filter transfer func-
tion will differ from the transfer function of the prototype filter. This is normally
compensated by using predistorted filter coefficients that take into account the non-
dominant pole of the integrator. Alternatively, optimisation can be used to find com-
ponent values that match more closely the prototype filter. However, neither technique
can accomodate the effects of process and temperature variation on the filter transfer
function.
In this filter, the capacitance values listed in Table 6.6 were calculated using the
ideal component values, taking into account the parasitic capacitances. The effect of
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Figure 6.27 The realised filter including off-chip interfaces.
Component Value
Rs and Rl 1 Ω
C1 and C3 1.0938 F
C2 0.399 F
L1 0.8255 H
Table 6.5 The normalised component values of the passive filter of Figure 6.26a. The passband
ripple of this elliptical filter is 0.3 dB.
Capacitor Capacitance / pF
C1 and C2 8.282
C3 and C4 6.018
C5 and C6 7.909
C7 and C8 4.000
Table 6.6 The final filter capacitance values after taking into account parasitic capacitances.
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Figure 6.28 The realisation of the Q-enhancement resistors.
Transistors Aspect ratio / µm/µm
MRZB 8/8
MR1 and MR2 126.8/2
MR3 and MR4 90/2
MR5 and MR6 121.2/2
MP1 50/3
Table 6.7 Transistor dimensions of the Q-enhancement circuit of Figure 6.28.
the integrator non-dominant poles is minimised by Q-enhancement techniques. This is
achieved by adding a resistor Rz in series with the integrating capacitor [3, 38]. Thus,
a left half-plane zero zcomp = 1RzC is added to the transfer function, resulting in an
integrator quality factor of
QI(ω)≈ 1
ω
zcomp pin
pin− zcomp . (6.44)
There are two alternative methods of realising Q-enhancement that involve by
adding zeroes to the integrator transfer functions. By letting the resistance
Rz =
1
gmMN1
CINP
C
, (6.45)
the integrator quality factor becomes infinite. Thus, the compensation resistor is added
in series with every integrating capacitor in the filter, as shown in Figure 6.27. As a
side-effect of this method, attenuation is decreased at frequencies well above the filter
corner frequency.
Alternatively, by letting the resistance
Rz =
2
gmMN1
CINP
C
, (6.46)
the resulting quality factor is + pinω and consequently, in this integrator, the same amount
of phase lead occurs as that of the phase lag in an uncompensated integrator. For ex-
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ample, in this third order ladder filter, the second integrator forms a feedback loop with
both the first and the third integrator and, as a result, adding the resistor to the second
integrator cancels out the phase errors simultaneously in both integrator loops, as in
the revised filter implementation of Figure 6.35.
The resistance RZ is realised with an NMOS transistor biased in the triode region.
The control voltage of the NMOS resistors is generated from the internal reference
current with a diode-connected NMOS transistor as shown in Figure 6.28. Because of
the tracking nature of the MOS-resistor biasing, the sensitivity of the filter to temper-
ature and process variation is reduced. With this technique, a deeper notch is achieved
than with optimised component values, without the phase lag compensation. The opti-
mal transistor aspect ratios listed in Table 6.7 were found in simulations by sweeping
the width of the transistors MR1-6 until best matching with the prototype filter was
accomplished.
Experimental results
The filter is fabricated with a 1.2 µm CMOS-process. The micro-photograph of the
filter is presented in Figure 6.29. While the area of the whole chip is 2.2 mm2, the
filter area is only 0.15 mm2/pole. The filter operates with down to a 3 V single supply
and the current consumption of the whole filter with interfaces is 850 µA at room tem-
perature (only the filter 230 µA/pole). The quiescent currents of the output transistors
of the integrators are nominally 10 µA and the driver amplifier main branch currents
are 20 µA. The measured dynamic range of the filter is 65.5 dB when referenced to
output signal with 1% total harmonic distortion.
Nine of the ten fabricated filter chips operated well and their measured frequency
responses are presented in Figure 6.30. All responses are very similar, so the circuit
principle seems to work. However, the pass band ripple of the filter is higher than in
simulations. Similarly, the stop band notch is not as deep as in simulations. Therefore,
the Q-enhancement does not work as well as it should.
Only Level 2 SPICE-models were available for the CMOS-process that was used.
Unfortunately, these simple, old models cannot predict the high-frequency behaviour
of the MOS-transistor with sufficient accuracy to predict the correct values for the Q-
enhancement resistors. Since in the filter chip the gate node of the Q-enhancement
resistors MR1-6 was accessible as an output pin, one filter chip was manually tuned
with an external voltage bias to the correct frequency response. The manually tuned
chip was selected so that the reference current of the filter remained as close as possible
to the nominal value. The optimal value for this voltage bias was found to be 1.0 V.
The original and tuned frequency responses are shown in Figure 6.31 along with a
simulation with the same voltage bias.
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Figure 6.29 The micro-photograph of the filter.
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Figure 6.30 The measured frequency responses of the nine working filter chips.
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Figure 6.31 The effect of inaccurate MOS-models to the operation of the Q-enhancement.
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Figure 6.32 The effect of Q-enhancement in simulations.
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According to these results, it seems that the simulation models used are too opti-
mistic in predicting the high-frequency performance of the transistors. Therefore, in
the second test chip, the Q-enhancement circuitry was re-designed so that the targeted
frequency response was the simulation result of the old filter with the 1.0 V bias, as
shown in Figure 6.32.
The measured total harmonic distortion of the first filter is below -40 dB up to the
signal peak level of 60 µA, which is 50 % more than the theoretical maximum of the
linearisation principle. The second order distortion (Figure 6.33a) dominates the total
harmonic distortion and is virtually independent of frequency, while the third order
distortion (Figure 6.33b) rapidly decreases with frequency.
The measured second order distortion is significantly larger than expected, based
on the simulations. The used Level 2 SPICE-models assume only square-law nonlin-
earity for transistors in saturation. Since the linearization technique used cancels out
this nonlinearity entirely, overly optimistic results in distortion simulations will result.
Similarly, the differential structure of the circuit will also reject even order distortion
too radically in simulations. Therefore, no distortion simulation results were displayed
for this filter.
The previously mentioned shortcomings in the simulation of the filter do not ex-
plain the relatively large and frequency independent second-order harmonic distortion.
However, there is a design error in the differential to single-ended converter realised
with a high-swing cascode PMOS current-mirror (Figure 6.34 and Table 6.9). The
cascode transistors should have a larger bias voltage, since the mirror transistors fall
into the triode region at high signal peaks. This unsymmetrical clipping generates the
observed second order distortion. Furthermore, this operation on the edge of the sat-
uration and triode region also increases the sensitivity to threshold voltage mismatch,
thus increasing distortion. The Level 2 MOS-models used do not predict the transition
region between saturation and triode region and consequently an error like this is easy
to make.
In any event, to use a current-mirror as a differential to single-ended converter in
low distortion applications is unwise, as is frequently mentioned earlier in this book.
However, those chapters discussing current-mirror noise were written after the filter
was designed. Therefore in later designs based on this dynamically biased transcon-
ductor, differential outputs are used.
6.9.3 The second test chip
As mentioned earlier, a revised version of the filter shown in Figure 6.35 was designed
and fabricated. This filter uses differential outputs so that differential to single-ended
conversions are realised with external circuitry if required. Additional 4 kΩ polysilicon
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Figure 6.33 The measured distortion vs. frequency. a) The second order harmonic distortion
b) The third order harmonic distortion.
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Chip area all 2.2 mm2
per pole 0.15 mm2
Current consumption whole chip 850 µA
per pole 230 µA
THD 100 kHz 120 µApp -47 dBc
IM3 250 kHz 40 µApp -65 dBc
400 kHz 40 µApp
Output noise BW 10 MHz 22.6 nA
Dynamic range THD 1% 65.5 dB
Table 6.8 The performance characteristics of the first filter chip.
BCP
BCN
BBN
INM INP
OUT
VDD
VSS
MP1 MP2
MP3 MP4
MN1 MN2
MN3 MN4
Figure 6.34 The differential to single-ended conversion circuit.
Transistors Aspect ratio / µm/µm
MN1 and MN2 200/3
MN3 and MN4 800/1.2
MP1 and MP2 200/3
MP3 and MP4 200/1.2
Table 6.9 Transistor dimensions of the differential to single-ended conversion circuit of Figure
6.34.
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Figure 6.35 The revised filter with differential outputs and simplified Q-enhancement.
resistors are added to the output in order to minimise potential pass band gain errors.
Similarly, the two resistors can be used to calibrate the frequency response of the
external voltage to current converter.
The transconductors were implemented in this filter with the simpler circuit topol-
ogy of Figure 6.23b. This filter uses the simpler Q-enhancement method, whereby
compensation resistors are added solely to the middle integrator. The new aspect ratios
for these MOS-resistors is set to 14/2 and the bias circuit is identical to the first filter
implementation. Additionally, two transistors with an external gate bias are added in
parallel to the two MOS-transistors in case the Q-enhancement circuit should malfunc-
tion. Similarly, because the bias voltage of the PMOS cascode transistors was found to
be slightly too low, a degree of fine tuning was made to the aspect ratios of the current
reference.
Alternate driver implementation
Because it was not certain that the measured second order distortion was due to the dif-
ferential to single-ended converter, a second filter with an enhanced transimpedance
driver topology was designed. Mismatches in transconductor transistors may gener-
ate common-mode currents that are not entirely rejected by the common-mode feed-
back of the driver amplifiers. Consequently, the remaining common-mode signal may
modulate the transconductance of the transconductors, thus increasing second-order
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distortion.
These common-mode errors can be further reduced by using a common-mode
feedforward structure in the transimpedance driver, as shown in Figure 6.36 [31]. Be-
cause of the increased input capacitance of this circuit topology, three times larger bias
currents are used than in the original driver. The input impedance of this driver is sig-
nificantly lower than in the first implementation and thus low frequency accuracy can
be enhanced with this topology.
Although the driver amplifier is more complicated than the original implementa-
tion, the transconductor can be simplified. In fact, the NMOS-current mirror in the
transconductor does not need cascode transistors because the drain-source voltages of
all transistors in the transconductor can be set to the same potential simply by using the
same DC input voltage level in the driver and transconductor NMOS-mirrors. Thus,
the transconductors can be realised as in the Figure 6.21 depicting the principle of the
integrator.
This current-mirror based driver can be used to extend the time constant range of
the filter to lower frequencies. Because the transconductance of the transconductor
topology used is identical to that of a single MOS transistor biased with the quies-
cent current of the transconductor, realising large time constants may lead to too low
bias currents or too large gate voltages. However, because the output conductance
of a MOS-transistor is proportional to drain current, halving the current-mirroring
ratio by halving the aspect ratios of the output branch transistors MN2A, MN2B,
MN6A, MN6B, MP2A, MP2B, MP6A, and MP6B, for example, will double the output
impedance of the driver while halving the effective transconductance. Thus, scaling
the driver output transistors will scale the integrator time constant while the open-loop
DC-gain remains unchanged.
The differential current-buffers used at the output of the filters are shown in Figure
6.37 and the transistor dimensions are listed in Table 6.11. For the sake of simplicity,
only one half of the drivers is shown. The output buffer for the filter using the orig-
inal driver topology is based on the output current-mirror of the first filter chip. The
transistor aspect ratios are the same and only the gates of the PMOS-mirror are now
rewired to implement two cascode current-sources.
Because the DC-voltage levels at the transconductor outputs are different in the
second filter, using the alternate driver topology, the output current buffer must also be
different. Therefore, in the circuit of Figure 6.37b, regulated cascode stages are used.
This minimises the DC-voltage differences at the transconductor transistor drains in
the last integrator. Similarly, regulated cascodes ensure minimal distortion for the
output stage.
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Figure 6.36 The alternate transimpedance driver implementation.
Transistors Aspect ratio / µm/µm
MN1A-2B 240/2
MN3 and MN4 120/2
MN5A-6B and MN7 240/1.2
MP1A-2B and MP3 150/3
MP5A-6B and MP7 150/1.2
Table 6.10 Transistor dimensions of the alternate transimpedance driver of Figure 6.36.
Transistors Aspect ratio / µm/µm
Figure 6.37a Figure 6.37b
MN1 800/1.2 400/1.2
MN2 200/3
MP1 200/3
MP2 200/1.2
MN3 - 200/1.2
MN4 - 60/3
MP3 - 25/3
Table 6.11 Transistor dimensions of the output current buffers of Figure 6.37.
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Figure 6.37 a) A half-circuit of the differential output buffer based on first chip with a single-
ended output. b) A half-circuit of the differential output buffer used in the filter using alternate
transimpedance drivers.
Figure 6.38 The microphotograph of the second filter chip.
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Experimental results
None of the received ten chips malfunctioned and thus the frequency responses of all
chips could be measured. The measurement results for both filters are shown in Figure
6.39. The measured pass-band ripple of the filter using the original driver implemen-
tation (Figure 6.39a) is now very close to the ideal response. Similarly, the stop band
notch is as deep as expected. The corner frequency variation is also moderately low
when the fact that all chips use the same external 10 kΩ resistor to set the bias current
is taken into account. However, one of the frequency responses is still significantly
apart from the other, perhaps caused by larger offset voltages in the current reference.
The frequency responses of the filter using the alternate driver topology of Fig-
ure 6.39b show a lower variation between chips. The low frequency gain variation in
particular is extremely low compared to the filter using simpler drivers. This is ac-
counted for by the lower input impedance of the alternate driver. The pass-band ripple
is higher in this filter than in the simpler implementation. However, the capacitor and
Q-enhancement resistors were identical in both filters, so equally accurate frequency
responses were not expected. The effect of the common-mode feedforward on the fil-
ter frequency response variation cannot be evaluated because the number of samples
is insufficient to permit statistical analyses.
The harmonic distortion was first measured from only one output current branch.
In addition, differential outputs were combined into one single-ende signal by using the
separate current-mode instrumentation amplifier described in Figure 5.8. The distor-
tion measurement results for both new filters are presented in Figure 6.40. The second
order harmonic distortion of the filter using the simple driver topology (Figure 6.40a)
is significantly better than the second order distortion of the first filter chip, proving
that the linearity of the first filter chip was indeed limited by the output differential to
single-ended converter of Figure 6.34. Even the single-ended second order distortion
of the revised filter is lower than the distortion of the first chip with the differential to
single-ended converter.
The second-order distortion of the filter using common-mode feedforward (Figure
6.40b) is surprisingly large in the single-ended output configuration. The transcon-
ductor used in conjunction with the common-mode feedforward driver includes no
cascode devices. This transconductor is more sensitive to channel length modulation,
which may account for the higher single-ended second order distortion. Furthermore,
there are no common-mode feedforward circuitry at the output to further reject the
second order distortion.
The measurement results show that the common-mode feedforward does not im-
prove the linearity of the filter. However, slightly less variation in the filter frequency
response can be expected with this circuit topology. Additionally, with this driver,
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Figure 6.39 The measured frequency responses of the second test chip using differential out-
puts. a) Simple driver topology. b) Current-mirror based driver using common-mode feedfor-
ward.
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Figure 6.40 The measured harmonic distortion of the second test chip with a 200 kHz sinu-
soidal input signal. a) Simple driver topology. b) Current-mirror based driver using common-
mode feedforward.
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larger filter time constants can be realised than with the simple driver. Therefore, there
are applications where this common-mode feedforward technique may have advan-
tages over other solutions.
6.10 Final remarks
The current-mode filter implementation described is similar to many OTA-C filters.
However, the described filter implementation has advantages over voltage-mode OTA-
C filters. The linearisation method employed, using dynamic biasing, exhibits ex-
cellent linearity at high frequencies compared to most linearisation techniques using
MOS-transistors in saturation. If better linearity is required, MOS-transistors operat-
ing in the triode region must instead be used [15, 16, 32, 39].
The linearization method used works well with current-integrators since the transcon-
ductance tuning that involves setting the common-mode voltage level is achieved lo-
cally inside the integrator. Similarly, the scalability of the dynamically biased transcon-
ductor is beneficial particularly in current-mode filters. Because the filters designed
were implemented with a relatively old 1.2 µm CMOS-process, the full potential for
high-frequency applications was not demonstrated. However, with this filter topol-
ogy, a fifth order 50 MHz smoothing filter for a 10 bit D/A-converter is additionally
successfully implemented [40, 41].
Unlike OTA-C filters, the filter building block used can also be used to imple-
ment differential active-RC filters. Then, very low distortion results by virtue of the
linearised output stage. Similarly, this circuit can be used since a general purpose dif-
ferential low distortion high-gain current amplifier. Therefore, based on these circuit
topologies, it is possible to design a set of analogue standard cells for wide application
range.
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Chapter 7
Current-mode logarithmic
amplifiers
Most non-linear functions are in effect current-mode circuits based on translinear prin-
ciples, either using the exponential behaviour of the bipolar transistors [1, 2, 3] or the
square law behaviour of MOS-transistors in saturation [4]. By using current signals
throughout the system, these circuits can be further simplified by omitting unnecessary
voltage-to-current and current-to-voltage conversions, as is shown in the balanced fre-
quency mixer example in Chapter 5.3.
The accuracy of bipolar transistor based translinear circuits is normally degraded
deriving from the non-zero base current and Early-effect. Typically, the effects of these
nonidealities can be reduced by placing the critical components inside a feedback loop
of an operational amplifier. However, placing an active component inside a feedback
loop can boost the loop gain and add additional poles to the transfer function thus
making additional compensation techniques necessary. Alternatively, we could use
current amplifiers rather than voltage-mode operational amplifiers in these applications
and perhaps overcome some of the problems.
In this chapter, logarithmic amplifiers are used as an example of non-linear current-
mode applications. Based on this illustrative application, various ways to enhance
circuit performance by using current-amplifiers can be tested. Logarithmic amplifiers
are widely used in radio receivers as signal strength meters controlling variable gain
amplifiers. Such applications additionally require rectifiers or peak detectors to detect
the amplitude of the signal. Therefore one can discuss a wide variety of non-linear
functions with different logarithmic amplifier implementations.
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7.1 Diode-feedback logarithmic amplifiers
A logarithmic function can be realised with a diode or a bipolar transistor as they
have an almost exact logarithmic relationship between voltage and current. The vBE
of a bipolar transistor follows logarithmically the collector current iC for at least six
decades as
vBE =
kT
nq
ln iC
IS
, (7.1)
where k is the Bolzman constant, T is the absolute temperature in Kelvins, n is a pro-
cess dependent constant between one and two, q is the electron charge and finally IS is
the saturation current. The series resistance at the emitter will limit the logarithmic op-
eration at high current levels but increasing the emitter area will extend the logarithmic
operation a little further.
7.1.1 Voltage-mode operational amplifier based realizations
This principle can be utilised with a simple circuit realisation of Figure 7.1a, where the
bipolar transistor is placed as a feedback element in an operational amplifier circuit in
inverting voltage amplifier configuration, resulting in an output voltage
vOUT =−kT
nq
ln vIN
ISR1
. (7.2)
There are two temperature dependent terms in this equation, namely the temperature
T itself and the saturation current IS so that a degree of temperature compensation is
conventionally required. Similarly, the logarithmic function should be referenced to a
well known current level rather than the temperature and process variation dependent
saturation current IS.
Both requirements are satisfied with the circuit topology of Figure 7.1b, where
a matched pair of bipolar transistor is used, so that the difference between the two
base-emitter voltages is
vBE1− vBE2 = kT
nq
ln iC1
iC2
=
kT
nq
ln vIN
IREFR1
. (7.3)
Then, the resulting output voltage can be expressed as
vOUT =−kT
nq
(
1 +
R2
RTC
)
ln vIN
IREFR1
. (7.4)
Since this output voltage equation remains temperature dependent, the resistor RTC is
conventionally a special resistor with a positive 3300...3500 ppm/K temperature co-
efficient. However, these resistors are quite rare as discrete components. Similarly,
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Figure 7.1 a) The diode-feedback logarithmic amplifier principle. b) A temperature compen-
sated logarithmic amplifier.
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Figure 7.2 A logarithmic peak detector realised with voltage-mode operational amplifiers.
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in discrete circuits the temperature tracking between the resistor RTC and the bipolar
transistor pair is difficult to maintain. It may similarly be possible to realise this tem-
perature dependent resistor ratio in integrated circuits by using two different resistor
materials, but in this case the output voltage will be sensitive to process variation.
Any parasitic capacitances in the two feedback loops of the logarithmic ampli-
fier lead to phase lag at high frequencies and thus the internal compensation of the
operational amplifiers cannot ensure stability in this application. Therefore, additional
compensation capacitors C1 and C2 are added to the circuit. These two capacitors shunt
off the active transistor circuit at high frequencies thus ensuring stability.
A very common application for logarithmic amplifiers is the detection of signal
amplitude. Since the logarithmic amplifiers discussed require unipolar current signals,
they cannot be used to process AC-signals with a large dynamic range. However, in
Figure 7.2 a logarithmic peak detector is shown that can be used in such applications.
In this circuit, the feedback network uses two diodes rather than one so that both posi-
tive and negative signal peaks are compressed by a logarithmic function. The positive
peaks are then detected by the peak detector circuit constructed of the amplifier A2, the
diode D3 and a discharging time constant set by R2 and C2. In order to minimise the
effects of offset voltages, a DC-decoupling capacitor C1 is added to the input.
The output voltage of this logarithmic signal amplitude detector is still strongly
temperature dependent and without a reference level the same way as with the circuit
in Figure 7.1a. Therefore, an additional temperature compensation circuit is needed
after the peak detector.
The feedback-loop of the logarithmic amplifier is always closed whereas in the
peak detector the loop is closed only when the input signal is higher than the last de-
tected peak. Therefore, the settling time is not so crucial for the operation in the loga-
rithmic amplifier, and a higher dynamic range and a wider bandwidth can be realised
if the logarithmic amplifier precedes the peak detector.
7.1.2 Design case: CCII∞ based logarithmic peak detector
All of the logarithmic amplifiers discussed have an identical problem with high fre-
quency performance. The dynamic impedance of the feedback network is inversely
proportional to the input signal level and thus, in a logarithmic amplifier with a 60 dB
dynamic range for example, the feedback impedance varies three decades. As a con-
sequence of the gain-bandwidth product limitation of the voltage-mode operational
amplifier, reaching a 1 MHz minimum bandwidth with a 60 dB dynamic range, for
example, would require an operational amplifier with a gain-bandwidth product in the
range of 1 GHz.
Most current-mode feedback amplifiers can overcome this gain-bandwidth product
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limitation as was demonstrated in Chapter 4. A current-feedback operational amplifier,
for instance, can maintain constant closed loop bandwidths up to 20...40 dB of closed
loop gain. However, this is achieved by keeping the feedback impedance constant
while varying the input resistor, as Equation 4.3 shows and consequently the current-
feedback operational amplifier has a gain-bandwidth product limited operation in such
applications.
The closed loop corner frequency of a high-gain current conveyor in in effect rela-
tively independent of the feedback impedance, as revealed by derived Equation 4.37 in
Chapter 4.4, where the condition for a constant closed-loop bandwidth operation is that
the output impedance of the conveyor should be higher than the feedback impedance.
However, as the simulation results of the design example CCII∞ in Figure 4.19 show,
the Miller-effect in the output stage may also limit the bandwidth at high closed loop
gains.
BiCMOS implementation of a CCII∞
Because bipolar transistors are necessary in this application, the logarithmic peak de-
tector is implemented with a BiCMOS-process. The 1.2 µm BiCMOS-process used has
vertical npn-transistors with an ft of 7 GHz and slow lateral pnp-transistors. Therefore,
in the designed BiCMOS high-gain current-conveyor presented in Figure 7.3 [5, 6],
only npn-transistors are used to enhance the circuit performance.
The required high output resistance is achieved with cascode transistors. The out-
put current-source supplying 1.6 mA of bias current to the output common-source
stage is a standard PMOS cascode current-source. In the output common-source stage,
a bipolar transistor Q1 is used as the cascode device to reduce the Miller effect in MN3
and to push the pole deriving from the cascode transistor to as high frequencies as pos-
sible.
The input stage of the conveyor is a voltage-follower realised with a PMOS dif-
ferential pair driving a PMOS source-follower. Consequently, the nondominant pole
cause by this stage is at relatively low frequencies. For this reason, adequate compen-
sation is achieved with an off-chip 330 pF compensation capacitor CC.
Logarithmic peak detector implementation
The schematic of the logarithmic amplifier and the peak detector is shown in Figure
7.4 [5,6]. The feedback network includes two diode connected transistors (Q1 and Q2)
for symmetrical output. Before the peak detector stage, there is an additional low pass
filter realised with a voltage-follower, A3, and an internal RC-network with a -3 dB
corner frequency of approximately 3 MHz (R1 and C1). The purpose of this stage is to
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Figure 7.3 The detailed schematic of the designed BiCMOS CCII∞.
Transistors Aspect ratio / µm/µm
MP3, MP4 and MN3 400/1.2
MP1, MP2, MI5, MN1 and MN2 100/1.2
MI1 and MI2 300/1.2
MI3 and MI4 50 1.2
Q1 12/1.2 (emitter)
Table 7.1 The transistor dimensions of the amplifier in Figure 7.3. The compensation capacitor
CC is an off-chip 330 pF capacitor.
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Figure 7.4 The schematic of the designed logarithmic peak detector.
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Figure 7.5 The simulated frequency response at the output of the BiCMOS CCII∞ with a
feedback resistance varied from 1 kΩ to 1 MΩ.
filter out the possible overshooting in the detected waveforms. This enables accurate
peak detection for a wider range of input signals.
Because the input offset at the X-terminal of the high-gain current-conveyor is
mainly current, the offset is not cancelled with a capacitor in series with the input re-
sistor R1. Therefore, the offset cancellation is realised with an additional feedback
loop consisting of an operational transconductance amplifier A2 and an external 10
µF capacitor CDC. This circuit additionally cancels the offsets of the following buffer
stage but leaves the voltage offset of the OTA. Because the offset cancellation feedback
loop includes the logarithmic amplifier, the high pass corner frequency is proportional
to the feedback impedance, thus leading to the relative large capacitor value. Because
the OTA is basically a DC-amplifier, its offset can be minimised by using large area
input transistors and cross-coupled centroid-symmetrical layout techniques. An off-
set compensation SC-network could be added to the input of the OTA for additional
reduction of the offset voltage.
In order to achieve fast settling, the peak detection is realised with an emitter-
follower rather than a diode. The emitter-follower is driven by an NMOS differential
amplifier stage A4 and, because the voltage swing at the output of the differential stage
is small, the peak detector response time is shorter than with a complete operational
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amplifier. Furthermore, because the dynamic range of the signal has been reduced by
the logarithmic amplifier, such a simple circuit is practical. The discharge circuit of R2
and C2 is an external RC-network for various application requirements.
In order to demonstrate the constant closed-loop bandwidth operation of the BiC-
MOS CCII∞ designed, the logarithmic amplifier is simulated using a feedback resistor
rather than the diode-connected transistors Q1 and Q2. In this simulation (Figure 7.5),
the feedback resistance is varied from 1 kΩ to 1 MΩ while the input resistor R1 is kept
at a constant resistance value of 1 kΩ, showing almost constant bandwidth operation
up to a 60 dB voltage gain. By using smaller input resistances, yet higher gains could
be reached but in this case the maximum amplifier output current of 1.6 mA of the
BiCMOS CCII∞ limits the maximum signal handling capability.
A test of the fabricated chips revealed that the DC-feedback network failed to
work so that the output was stuck close to the supply rails. However, disabling the
DC-feedback network by connecting the conveyor Y-terminal to the analogue ground
enabled the circuit work to adequately. Therefore, the measurements were made with-
out the offset compensation network.
The measurement results with a 500 kHz sinusoidal input signal show logarithmic
operation with approximately 55 dB dynamic range, as seen in Figures 7.6 and 7.7.
The positive peak output voltage (solid line in Figure 7.7) is limited by the maximum
source current of the amplifier whereas the emitter resistance of Q1 limits the logarith-
mic behaviour of the negative peak voltages (dashed line in Figure 7.7) at high signal
levels.
There is a significant deviation from the ideal logarithmic function in the measured
peak output voltage also in the middle range, partly as a result of the drift of offset
voltage, both in the measurement set-up and the logarithmic amplifier itself. Further-
more, the slight peaking on the frequency response at some feedback impedance levels
demonstrated in Figure 7.5 may cause a degree of error. This error mechanism can be
reduced at the expense of bandwidth by increasing the compensation capacitor CC of
the high-gain conveyor. However, there is yet another source of error in the behaviour
of the logarithmic amplifier as the output voltage depends on the emitter current rather
than the collector current, thus leading to a different equation for the base-emitter volt-
age:
vBE =
kT
nq
ln
(
iE
IS
β
β + 1
)
. (7.5)
However, the current gain factor β is relatively low in most integration processes, a
factor which similarly varies with the bias current level. As a result, less accurate
logarithmic behaviour can be achieved with this circuit topology than with topologies
controlling the collector current.
At signal levels below -50 dBm the accuracy is limited not only by the bandwidth
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Figure 7.6 The measured output waveforms of the logarithmic amplifier when input signal
amplitude is varied from -55 dBm to +10 dBm in 5 dBm steps.
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and the input offset of the high-gain current-conveyor, but also by the time required to
discharge the base-emitter junction charges of Q1 and Q2. Therefore, the used high-
gain conveyor succeeded in eliciting the full performance from the feedback diodes.
If a higher dynamic range is required, this could be achieved solely by increasing the
current drive capabilities of the conveyor so that the maximum input signal level can
be increased. In this case, the emitter resistances will limit the logarithmic accuracy
with large signals unless larger emitters areas are used. This increases the base-emitter
junction charging time, limiting the high-frequency operation at small signals levels
even further. Therefore, the dynamic range can be increased only by few decibels
without decreasing the logarithmic amplifier bandwidth with this circuit principle.
Post processing of the logarithmic output voltage
The output voltage of the logarithmic peak detector remains referenced to the tem-
perature and process dependent saturation current IS. Additionally, there are other
temperature and process dependencies present in the output voltage that should be
compensated for. Therefore, additional post processing is required for the detected
logarithm of signal amplitude. Because of the peak detector the processed signal is
virtually a DC-signal, thus relaxing design specifications.
Temperature compensation principle There are three temperature dependent terms
in the detected peak signal, namely the temperature T itself, the saturation current IS,
and the current gain factor β. The saturation current can be cancelled out merely by
subtracting another base-emitter voltage from the output voltage of the logarithmic
amplifier, resulting in an output equation similar to Equation 7.3. In order to prevent
the variation of β from affecting the logarithmic accuracy, this reference voltage should
similarly be generated by using a diode connected transistor. Although an accurate
reference level can be provided with this method, certain temperature dependencies
remain uncompensated.
REFK I REFI
BEv 1∆ BEv 2∆
iIN
VDD VDD
Q1 Q3 Q2
Figure 7.8 The temperature compensation principle.
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A more temperature independent logarithm can be produced by using two refer-
ence base-emitter voltages rather than one, as seen in Figure 7.8 [6]. The vBE of the
transistor Q1 represents the output voltage of the logarithmic amplifier. Additionally,
transistors Q2 and Q3 are biased with two reference currents IREF and KIREF . If the
voltage differences ∆vBE1 = vBE1− vBE3 and ∆vBE2 = vBE2− vBE3 are divided, both IS
and T are cancelled out:
∆vBE1
∆vBE2
=
kT
nq ln
iIN
KIREF
kT
nq ln
IREF
KIREF
= 1− 1
lnK
ln iIN
IREF
. (7.6)
The ∆vBE1 goes to zero when the input current iIN reaches the current KIREF and thus
the reference current KIREF sets the full scale of the logarithmic output, while the
reference current IREF sets the reference level when the sign of the output changes.
Divider principle Although the voltage differences ∆vBE1 and ∆vBE2 are easily pro-
duced, the division of these voltages may lead into complicated circuits. One of the
simplest implementations of a division function is the current controlled variable cur-
rent mirror shown in Figure 7.9 [7, 3]. The output current of this translinear circuit
depends on the ratio of the emitter currents iA and iB of the transistors Q1 and Q2:
iOUT =
iA
iB
iIN . (7.7)
Therefore, this circuit can be used both as a one-quadrant (i.e. all signals positive)
multiplier and divider.
The current mirroring accuracy is effected by the base currents of the transistors
Q1 and Q2 and by the Early-voltages of the transistors Q3 and Q4. The base current
induced errors can be avoided using an extra MOS-transistor buffer in the input. The
Early-voltage error can be reduced by adding cascode transistors to the collectors of
transistors Q3 and Q4 or otherwise simply by keeping the collector-emitter voltages of
these transistors as equal as possible.
iIN iOUT
iA iB
VCC
VEE
Q4Q3
Q2Q1
Figure 7.9 The current-controlled variable current-mirror.
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Figure 7.10 The temperature compensation circuit.
Temperature compensation circuit The simplified schematic of the temperature
compensation circuit designed is presented in Figure 7.10. The variable current mirror
consists of transistors Q1-4 and amplifiers A1-4 and resistors RA and RB. The base cur-
rents of npn-transistors Q1 and Q2 are buffered with a MOS differential amplifier A3
in order to enhance the current mirror accuracy. The Early-voltages of the transistors
Q3 and Q4 do not affect the mirroring accuracy because both transistors have equal
collector-emitter voltages. The collector potential of Q3 is forced to virtual ground
with the amplifier A3 and the collector potential of Q4 is forced to virtual ground
with the operational amplifier A4. The amplifier A4 and the feedback impedance ZIV
work either as a current to voltage converter (ZIV is resistive) or as an integrator for
AGC-loop control (ZIV is capacitive).
The diode voltage differences are converted into the bias currents of the transistors
Q1 and Q2 in the resistances RA and RB. The full scale reference is produced with
transistors Q6 and Q7. If the input voltage vIN exceeds the base-emitter voltage of
Q6, the collector current of Q1 reduces to zero and thus the circuit ceases to operate
correctly. This problem can be avoided by choosing the full scale reference larger
than the maximum output voltage of the logarithmic amplifier, which is limited by the
current sourcing capability of the high-gain current-conveyor.
If the input voltage vIN of the temperature compensation circuit is the detected
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peak value of the logarithmic amplifier output voltage
vIN =
kT
q
ln vˆIN
RINIS
, (7.8)
then the equation for the output current is
iOUT =
RA (vIN− vBE6)
RB (vBE5− vBE6)) IB3− IB3. (7.9)
By using Equation (7.6) and letting RA = RB the output current equation is reduced
to
iOUT =− IB3lnK ln
vˆIN
RINIB1
, (7.10)
where the constant K in the equation is
K =
IB2
IB1
AE6
AE5
, (7.11)
where AE5 and AE6 are the emitter areas of the transistors Q5 and Q6. The bias currents
IB1, IB2 and IB3 are converted from an external reference voltage VBG to a current with
a resistor RBG and are
IB1 =
IB2
2
= 10IB3 =
VBG
RBG
. (7.12)
The output current iOUT is converted to a voltage vOUT with the operational ampli-
fier A4 and the impedance ZIV :
vOUT =
VBG
10lnK
ZIV
RBG
ln RBGvˆIN
RINVBG
. (7.13)
The output voltage is now a logarithm of the ratio of the peak input voltage and the
bandgap voltage.
Accuracy considerations There are three resistor ratios, ZIVRBG
RBG
RIN and
RB
RA , and a cur-
rent mirroring ratio of 10 (the currents IB1 and IB3), which can all be realised quite
accurately in an integrated circuit. In addition, the constant K which involves a current
ratio of two and an emitter area ratio of two, can be realised accurately with a careful
layout design. There is, however, a systematic error mechanism present in the constant
K: the transistor Q6 is not diode connected as in the principle (Figure 7.8), but instead
uses an extra transistor Q7 for sourcing the collector current for transistors Q1 and Q2.
If the transistor current gain factor β is low and the collector current of the Q7 differs
substantially from the collector current of Q6, there is an input voltage dependent term
in the constant K. This error can not be completely cancelled, because the collector
current of the Q7 is input voltage dependent.
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The collector-emitter voltage of Q1 similarly depends on the input voltage. The
vCE of Q1 is in the range of two diode voltages and the input voltage variation is a few
hundreds of millivolts and consequently the variation of vCE is less than 15 % and the
error arising from the Early-voltage is small.
The amplifiers A1, A2 and A3 contribute also to the total error. The amplifier
A3 buffers only the base currents of the transistors Q1 and Q2 and only large input
offsets may lead to current mirroring errors arising from finite Early-voltages of the
transistors Q3 and Q4. Therefore, the A1 is realised with a simple differential amplifier
stage. The amplifiers A1 and A2 require a voltage gain of at least 60 dB in order not
to contribute to the total error and are thus realised as a two-stage Miller-compensated
CMOS-operational amplifier. Because the generated ∆vBE :s are small, the offsets of
the amplifiers A1 and A2 and the peak detector circuit affect the absolute accuracy.
The offset voltages do not change substantially over the temperature range, so the
temperature compensation is not degraded by them.
Feedback loop compensation Because both low power CMOS operational ampli-
fiers A1 and A2 drive one bipolar transistor emitter (Q1 or Q2 ) and one base ( Q3
or Q4 ), the normal Miller frequency compensation does not work because of the low
impedance load. In the feedback loop consisting of the amplifier A1, the transistor
Q1, and the resistor RA, the bipolar transistor acts more like a cascode transistor than
as a feedback element. Therefore, the 4 pF Miller-capacitor CC1 is connected to the
collector of the transistor Q1, rather than the output node of A1, as shown in Figure
7.11.
The mirror input feedback loop (A3, Q1 and Q3) could be compensated in the
same manner, but because the transistor Q1 may turn off in the case of large signal
levels, it was compensated with an external 10 nF capacitor CC3 to the ground. For
the same reason, the feedback loop of the amplifier A1 is protected by a 1.5 pF shunt
capacitor CC2 to resist the turning off of transistor Q1.
Simulation results Figure 7.12a depicts the simulated output current sweeps of the
temperature compensation circuit. Because of the complexity of the entire logarith-
mic circuit, the input voltage of the temperature compensation circuit is generated by
means of a single diode-connected transistor and a current source, in preference to the
logarithmic amplifier and peak detector. The simulations show accurate operation near
the intended operating amplitude. The accuracy decreases further from the reference
level (354 µA). In most extreme case, at a 1 µA current level the curves are within 4.5
% in the temperature range of -40...+120 ◦C.
The error of the logarithmic amplifier is generally referred to the input signal level
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Figure 7.11 The feedback loop compensation principle.
[8]. In this case,the logarithmic function is numerically fitted into a function
iOUT = p120log10
iIN
IREF
+ p0. (7.14)
After evaluating the first order polynomial coefficients p0 and p1, the input referred
error can be calculated in decibels
εlog = 20log10
iIN
IREF
− iOUT − p0
p1
. (7.15)
Based on this principle the simulated input referred error of this temperature compen-
sated logarithmic amplifier is displayed in Figure 7.12b.
This error plot shows that the output current deviates from the ideal output, which
is most probably caused by the emitter resistances of transistors Q5 and Q6. The emit-
ter areas of these two transistor are chosen relatively small as the diode connected
feedback transistors of the high-gain conveyor based logarithmic peak detector should
also be small in order to minimise the base-emitter junction capacitance limiting high-
frequency operation at low signal levels. The temperature dependency of the output
signal is caused by the temperature dependency of the bipolar transistor current gain.
Clearly, in the simulation, random variations that increase the output errors are ex-
cluded. Nevertheless, the accuracy is adequate for controlling receiver AGC-loops.
Furthermore, in these applications, the accuracy near the reference level is the most
important requirement as the AGC-circuitry tries to adjust the signal amplitude pre-
cisely to this reference level.
The temperature compensation circuit was included in the same chip with the high-
gain current-conveyor logarithmic peak detector. However, because of an error in the
offset compensation circuit, the total accuracy of the logarithm could not be evaluated.
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Figure 7.12 a) The simulated output current vs. input current with the temperature varied
from -40◦C to +120 ◦C in 20 ◦C steps. b) The input referred error in decibels of the same
simulation.
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Figure 7.13 The microphotograph of the logarithmic peak detector and the temperature com-
pensation circuit.
Nevertheless, the temperature compensation circuit operated functionally as predicted
in simulations. The processed chip shown in Figure 7.13, which includes other cir-
cuitry, has a die area of 3.5 mm2, of which the logarithm circuit discussed takes up
one half. The power consumption of the circuit is approximately 25 mW with a 4.5 V
supply voltage.
Final remarks on the design
Because of the error in the offset compensation network the performance of the log-
arithmic could not be fully evaluated. This design additionally demonstrates the im-
portance of additional test pins in a prototype chip as there was not enough of them
to discover the problem. In any case, a minor error in generating the bias voltages
for example could easily have generated so much current offset at the conveyor X-
terminal that the offset compensation network was no longer capable of correcting
it. Furthermore, the current driving capabilities of the offset compensation OTA is
also very limited as a very low transconductance was required and then quite a minor
amount of leakage currents at the OTA output could disturb the operation of the offset
compensation network.
A new process run was not made because the specifications changed so that the
supply voltage fell to 3 volts, making this circuit topology inapplicable. Nevertheless,
the circuit demonstrated that high-gain current-conveyors can extend the frequency
range of many non-linear analogue functions. For example, the multiplier/divider cir-
cuit used as the core of the temperature compensation circuit could easily be realised
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Figure 7.14 Piece-wise linear approximation of the logarithm function. a) Cascaded limiting
amplifiers stages. b) A cascade of parallel connected limiting amplifiers and unity gain buffers.
using high-gain conveyors, thus enabling a constant wide bandwidth over a relatively
large signal amplitude range. In this circuit, operational amplifiers were used because
the wide bandwidth was not required and an unnecessarily wide bandwidth would in-
crease the total output noise.
7.2 Pseudologarithmic amplifiers
Logarithmic amplifiers can also be realised without resorting to the logarithmic be-
haviour of the pn-junction. A piece-wise linear approximation of the logarithm func-
tion can be realised using a cascade of limiting amplifiers [9, 10, 11, 12]. The most
common way to use these limiting amplifiers is shown in Figure 7.14a where all the
outputs of N cascaded limiting amplifiers are combined to form the logarithmic output
signal.
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The limiting amplifier is in most pseudologarithmic amplifiers a simple differential
amplifier stage as in the bipolar implementation in Figure 7.15a. In this case, neglect-
ing the base currents and letting R1 = R2 = R, the large signal equation for the output
voltage is [13]
vOUT+− vOUT− = IBBR tanh
(
nq
kT
vIN−− vIN+
2
)
. (7.16)
A a consequence of the tanh-function the limiting action is relatively smooth thus
reducing the error of the piece-wise linear approximation.
Because every amplifier stage adds a degree of delay to the signal, the output signal
waveform becomes distorted at very high frequencies. In applications where only the
signal amplitude is important, this does not pose a problem. Moreover, in most loga-
rithmic amplifiers aimed for signal strength application, each of the limiting amplifier
outputs are either half- of full-wave rectified before summing [10, 11, 12]. This output
signal is then integrated, thus forming an output signal solely dependent on the signal
energy.
In radar applications, for example, logarithmic amplifiers are used to compress the
dynamic range of the signal without distorting the phase information of the received
signal. In this case, the circuit principle of Figure 7.14a does not perform adequately
anymore. Less error in the phase information is generated by forming the amplifier
cascade from a limiting amplifier and a linear unity-gain amplifier connected in par-
allel as depicted in Figure 7.14b. The two parallel connected amplifiers are relatively
straightforward to realise, for example by using two differential pairs where one of the
pairs is linearised by emitter-degeneration resistors, as shown in Figure 7.15b [9].
7.2.1 Limiting CMOS voltage amplifiers
The CMOS implementations of limiting voltage amplifies are conventionally based
on a simple differential amplifier stage, as demonstrated in Figure 7.16. The other
differential pair ( M3 and M4) forms a summing output which is tied together with
corresponding outputs of other limiting amplifiers in the pseudologarithmic amplifier,
thus forming the logarithmic output.
If saturation region operation for the differential pair transistors is assumed, and
β1 = β2 = β and R1 = R2 = R, the large signal differential output voltage equation can
be derived as in Equation C.21 in Appendix C:
vOUT = vOUT+− vOUT− = vIN R2
√
β(4IBB−βv2in), (7.17)
if |vIN | = |vIN+− vIN−| ≤
√
2IBBβ . Similarly, the small-signal voltage gain of the am-
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Figure 7.15 a) A bipolar differential limiting voltage amplifier b) A bipolar single-ended
implementation of a parallel connected limiting amplifier and unity gain buffer [9].
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Figure 7.16 CMOS implementation of a differential limiting voltage amplifier providing the
summing outputs for the logarithmic output.
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plifier is
Av = R
√βIBB, (7.18)
and the limiting voltage level at the output is
max(vOUT ) = RIBB. (7.19)
Therefore, both the gain and the limiting level are process and temperature dependent.
However, in a cascade of several limiting amplifiers the maximum output voltage of
the limiting amplifier does not control the limiting level to the same extent as the
maximum input voltage of the next amplifier. Therefore, the limiting voltage level
caused by the input saturation is based on the Equation (7.17) as
vlim =
√
2IBB
β . (7.20)
And also this parameter is process and temperature dependent.
If the limiting amplifier is biased with a similar current reference to that in the
current-mode filter design case depicted in Figure 6.24 so that the bias current is in-
versely proportional to β and to the square of R
IBB ∼ 1βR2 , (7.21)
the temperature and process variation of the voltage gain can be cancelled out. How-
ever, the limiting level is now even more temperature and process variation dependent
as before:
vlim ∼ 1βR . (7.22)
Alternatively, in an n-well CMOS process, a PMOS differential pair with diode-
connected PMOS load transistors can be used in order to achieve a process and tem-
perature independent voltage gain [12]. In this case, the limiting voltage level can be
stabilised with a bias current proportional to PMOS-transistor β. However, generating
such a bias current generally leads to a rather complicated circuitry and, as a result,
this process and temperature dependency is often left uncompensated [12].
7.2.2 Limiting CMOS current amplifiers
If a MOS current-mirror is used as a limiting amplifier, the gain of the amplifier is
easy to set by scaling the aspect ratios of the transistor. Similarly the limiting level can
be accurately set with the bias current but, however, this works only with a unipolar
current signal [14]. By way of illustration, a current-mirror based pseudologarithmic
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amplifier is presented in Figure 7.17. For the sake of simplicity, this amplifier uses
only three limiting levels. For a better accuracy, however, as many limiting stages as
required can be added.
This simple circuit gives many levels of freedom to the designer. One design
method is to scale the input current-mirror output transistors M2, M5 and M8 and use
identical aspect ratios for the three output current mirrors with identical limiting cur-
rent levels. Alternatively, the output current mirrors and the limiting level current
sources can be scaled while the input mirror transistor are implemented with equally
sized transistors. However, for an optimal area and accuracy, it would be feasible to
scale all transistors and current-sources.
It is also possible to implement limiting current amplifiers for bipolar current sig-
nals as the differential limiting current amplifier example of Figure 7.18. Once more,
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Figure 7.19 The theoretical and simulated limiting action of the MOS limiting voltage ampli-
fier of Figure 7.16 compared to ideal hard clipping function and to the soft clipping behaviour
of a bipolar differential pair. Both the input and output are scaled with the maximum output
voltage.
the current gain Ai is set by scaling the aspect ratios so that
W3
L3
=
W4
L4
= Ai
W1
L1
= Ai
W2
L2
, (7.23)
IBO = AiIBI. (7.24)
Similarly, the limiting level is accurately set by the bias current, provided that these
bias currents can be generated with low process and temperature dependencies.
7.2.3 Accuracy of the pseudologarithmic amplifier
The limiting current amplifier does not distort the signal before clipping, so hard clip-
ping rather than soft-clipping occurs. Therefore, the piece-wise approximation of the
logarithmic function is smoothed with voltage amplifiers and, therefore, with the same
amount of limiting amplifier stages, the voltage-mode realisation results in a smaller
maximum error than is the case in the current-mode realisation.
The smoothing effect of bipolar and MOS differential amplifier stages is demon-
strated and compared with the hard clipping behaviour of limiting current amplifiers
in Figure 7.19. In this case, the ideal clipping behaviour of bipolar and MOS limiting
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voltage amplifiers of Equations (7.16) and (7.17) is also compared with the simulated
clipping behaviour of the MOS limiting voltage amplifier. For a more revealing com-
parison, all transfer curves are normalised by dividing both X- and Y-axis co-ordinates
by the maximum output voltage level. Similarly, the load resistors are selected so that
a gain of 3 is reached in all cases.
The simulations are repeated with two different aspect ratios using modern BSIM
3V3.1 simulation models so that the MOS transistor behaviour is also modelled ade-
quately in the weak and moderate inversion. With an NMOS differential pair with an
aspect ratio of 200µ/1.2µ and a bias current of 100 µA, the clipping action is almost as
smooth as in the bipolar amplifier. Even in the case of MOS transistors, with ten times
smaller aspect ratios and the same 100 µA bias current, the clipping action is smoother
than the ideal square-law behaviour of Equation (7.17) predicts. Therefore, when even
one of the input MOS transistors is operating in weak inversion, significantly smoother
limiting behaviour occurs.
In Figure 7.20, the current-mode hard-clipping limiting amplifier based logarith-
mic amplifier is compared to the voltage-mode bipolar and MOS limiting functions
of Equations (7.16) and (7.17). The pseudologarithmic amplifier is constructed of
seven identical cascaded limiting amplifier stages with a gain of three with all outputs
summed together to form the logarithmic output signal as in Figure 7.14a. Because
of the tanh-type large signal behaviour of the bipolar differential pair, the piece-wise
linear approximation is more accurate than any CMOS realisations. However, the sim-
ulations of the MOS limiting amplifier demonstrate that the clipping is smoother than
predicted in Equation (7.17) and thus lower error results in the case of MOS limiting
voltage amplifiers than Figure 7.20 shows.
In this example, identical liming amplifier stages are used and as the error will
rise very rapidly above the piece-wise linear approximation range, the error can be
further minimised by summing the input signal to the summed output. Alternatively,
the output of the last output in the amplifier cascade can be rescaled to minimise this
error.
7.2.4 Amplitude detection in pseudologarithmic amplifiers
CMOS rectifiers
When the CMOS pseudologarithmic amplifier is used to measure the amplitude of the
received signal, additional non-linear signal processing is required. A simple way to
produce an output signal proportional to its amplitude is to rectify the signal and then
filter it. As an example, in Figure 7.21, the summing output of the CMOS limiting
voltage amplifier of Figure 7.16 is modified to provide a half-wave rectified output
[11]. This is achieved by converting the drain currents of transistors M3 and M4 into
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Figure 7.20 The operation of pseudologarithmic amplifiers with hard-clipping and MOS and
bipolar soft-clipping. a) The output signal of the amplifier. b) The input referred error of the
logarithmic output.
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a single-ended bi-directional current with the current-mirror constructed of transistors
M5 and M6. This signal is then fed into a second current-mirror (transistors M7 and
M8) and as this current-mirror cannot sink current but only source it, the output signal
is half-rectified.
Similarly, the current-mirror based pseudologarithmic amplifier of Figure 7.17 can
be used to half-wave rectify the input signal. However, since in this case the input
current-mirror has several scaled outputs, the total input capacitance of this ampli-
fier will limit the frequency range, particularly in the case of low signal amplitudes.
Therefore, a local rectifier mirror in individual limiting amplifiers provides more ef-
ficient high frequency operation when the signal amplitude variation is low and the
parasitic capacitances are minimal.
CMOS squarers
As an alternative to rectifying the signal, it can be squared, thus proving a true RMS
output signal after filtering. The square of the signal is easily achieved by using, for
example, a four-quadrant multiplier such as a Gilbert-cell as the summing amplifier
stage [12]. In this case, the input signal is simultaneously fed into both multiplier
inputs to provide squared output.
However, there are also MOS circuits that provide the squaring function directly.
By replacing the rectifier mirror transistor M7 and M8 in Figure 7.21 with the circuit in
Figure 7.22 [15], a squared output signal is provided. If all transistors in this squarer
are assumed identical, the output current is a non-linear function of the input current
iOUT = 2IQ +
i2IN
8IQ
. (7.25)
In order to prevent the transistors from turning off, the amplitude of input signal should
be kept below 4IQ. When this squarer circuit is used instead of the current-mirror
rectifier in the limiting amplifier of Figure 7.21, setting IQ to one third of IBB represents
a convenient compromise between high frequency operation and the squarer output
signal.
CMOS peak detectors
When both a logarithmically compressed AC-signal and a DC-signal proportional to
the signal amplitude are required simultaneously, a conveniently modular approach is
to use a peak rectifier to detect signal amplitude at the logarithmic output. The simplest
way to implement a CMOS voltage peak detector is to use a voltage amplifier and a
diode connected NMOS-transistor, as presented in Figure 7.23a.
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Figure 7.22 A simple squaring circuit optimised for an n-well CMOS-process [15].
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Figure 7.24 a) A simple CMOS current peak detector. b) A low voltage current peak detector.
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However, in this approach the output voltage range is quite limited since the gate-
source voltage increases rapidly with the output voltage deriving from the bulk effect.
Furthermore, a floating-well MOS-device with source and bulk connected together
cannot be used because the bulk-drain pn-junction begins to conduct when the MOS-
diode is reverse biased. For these reasons, a circuit structure of Figure 7.23b is pre-
ferred [16]. In this case, the amplifier A1 and PMOS-transistor M1 together construct
an amplifier that can source current to the load but not sink it.
The maximum voltage of the peak detector is limited by the common-mode range
of the amplifier A1. In high speed applications, the delay in peak detection must be
minimised and consequently complex rail-to-rail common-mode range input stages
cannot be used and the dynamic range will be relatively low with low supply voltages.
The maximum speed is also limited by the hold capacitor C1.
However, current peak detectors are also possible with a CMOS-technology. A
simple CMOS current peak detector is presented in Figure 7.24a [17]. It is constructed
of a current-mirror (transistors M1 and M2) and a diode-connected transistor M3. The
gate-source capacitances of M1 and M2 hold the gate-source voltage which corresponds
to the peak value of the current.
There are several performance limitations in this circuit. The supply voltage cannot
be very low because the diode-connected transistor must be biased on top of the mirror
gate-source voltage. In addition, there are large voltage transients at the current-mirror
input node which are not suppressed entirely even with additional cascode transistors.
For a bi-directional input current, bias current sources are needed and thus mismatch of
the bias currents degrade the detection accuracy at low signal levels. Additionally, the
discharging of the gate-source capacitance of the current-mirror by a resistor results in
a signal dependent discharge time constant.
The current peak detector in Figure 7.24b [18, 19] consists of an NMOS current
mirror (M1 and M2), a CMOS inverter (M5 and M6), a PMOS switch (M3), and a
diode-connected PMOS transistor (M4). The NMOS current mirror acts as a current-
memory, which stores the peak current as in the first mirror. The CMOS inverter acts as
a current comparator, which compares the incoming current iIN with the drain current
of the transistor M1.
When a peak is detected i.e. the input current iIN is larger than the drain current
of the M1, the PMOS switch M3 connects the current mirror gates to the input and the
current mirror follows the input current. When the input current begins to decrease,
the inverter output rises and leaves the current mirror gate node floating and thus the
current mirror holds the peak current. The diode-connected transistor M4 then begins
to supply the difference of the input current iIN and the drain current of transistor M1
to the input node.
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Figure 7.25 The block diagram of the designed pseudologarithmic amplifier.
At low current levels, the correct operation range is limited by the signal source
impedance rather than the detector input impedance because the input impedance de-
pends on the detected peak current and is thus very high at low current levels even
without cascoding. A further limiting factor is the voltage gain of the CMOS inverter.
Because of the CMOS-inverter with a PMOS-diode feedback, this current peak
detector can also operate with a bi-directional input current. In addition, the input
voltage is held relatively constant. As a result, current mirror structures are not re-
quired because the gate-source capacitances of mirror transistors M1 and M2 should
be moderately large in order to hold the current-level accurately, which results in a
long channel and low channel length modulation for these transistors. At high current
levels, the operation range is limited by the current sourcing capability of the diode-
feedback inverter. The only drawback attached to this circuit is that discharging the
gate-source capacitance of the current-mirror by a resistor similarly results in a signal
dependent discharge time constant with this current peak detector.
7.2.5 Design case: A 2.5 V CMOS pseudologarithmic current amplifier
A pseudologarithmic amplifier with 60 dB of logarithmic range and a 2.5 V single
supply is implemented with a 1.2 µm CMOS-process [18]. For this logarithmic am-
plifier, limiting current amplifiers are chosen for accurate control of current gain and
limiting level. The block diagram of this circuit is presented in Figure 7.25. The loga-
rithmic behaviour is approximated by seven cascaded limiting current amplifier stages
with a current gain of three. The main output of the limiting amplifier chain is used
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Transistors Aspect ratio / µm/µm
1st 2nd . . .6th 7th
MB1-2, MS1 60/3
MB3 120/6
MB4 40/3
MI1 180/3 60/3 60/3
MI2-3 180/6 60/6 60/6
MI4-5 60/3 20/3 20/3
MO1 180/3 180/3 60/3
MO2-3 180/6 180/6 60/6
MO4-5 60/3 60/3 20/3
MS2-3 60/6
MI6-9 60/3 - -
MI10-11, MZ 40/3 - -
Table 7.2 Transistor dimension of the limiting amplifiers in Figure 7.26.
exclusively for offset compensation purposes. The summed currents are processed
further with a current peak-detector because the logarithmic amplifier is used for sig-
nal strength measuring applications. All limiting amplifiers are biased with a current
reference with a low temperature dependency. A constant current is subtracted from
the detected peak current so that a control signal to drive an AGC-loop to the desired
signal level is obtained.
Limiting amplifier
The limiting current amplifier designed is presented in Figure 7.26a. It uses a single-
ended topology and the output stage transistor aspect ratios (MO1-5) are three times
the input stage transistor aspect ratios (MI1-5) for a current gain of three. The bias
current IBIAS supplied from the current reference via additional current-mirrors is set
nominally to 10 µA leading to a current limiting level of ±10 µA. Three additional
transistors (MS1-3) provide two currents ISP and ISM . One current (ISP) from each
limiting amplifier are combined to form the logarithmic output. The other current
output (ISM) is unused and connected to the negative supply.
In order to achieve proper input voltage-to-current conversion with a single resis-
tor, the input impedance of the first limiting amplifier stage is realised as a high-gain
current amplifier in a closed-loop configuration as depicted in Figure7.26b. In this
case, a 3 pF compensation capacitor CC in needed to stabilise the feedback loop.
The final limiting amplifier stage is used only in the offset compensation loop and,
since the open-loop gain is already sufficiently high, the gain of this amplifier stage is
set to one rather than three. The transconductance amplifier feeding the offset compen-
sation feedback signal to the limiting amplifier cascade is implemented with a simple
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Figure 7.26 a) The designed CMOS current limiting amplifier. b) The circuit modifications in
the first limiting amplifier stage in order to provide lower input impedance for input voltage-
to-current conversion.
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Figure 7.27 The temperature compensated current-reference.
Device Measure Value
MN1-4 Aspect ratio 600µ/6µ
MP1-2, MP5-6 Aspect ratio 100µ/6µ
MP3-4 Aspect ratio 50µ/6µ
Q1 Relative area 1
Q2 Relative area 10
Q3 Relative area 4
R1 Resistance 1.5 kΩ
R2 Resistance 15 kΩ
Table 7.3 Transistor dimensions and resistance values of the current-reference in Figure 7.27.
PMOS differential amplifier stage with identical device dimension to the limiting am-
plifier transistors MI1-5.
Current reference
Current references with low temperature dependencies are conventionally realised with
a bandgap voltage reference and a V/I converter. With a low supply voltage converting
accurately a 1.2 V reference voltage to current becomes increasingly difficult. There-
fore, in the present approach the bandgap voltage is totally omitted by combining
the output currents of separate PTAT and VBE current references in order to realise a
bandgap-like current reference as shown in Figure 7.27. The PMOS current-mirrors
are implemented as cascode current-mirrors in order to minimise errors deriving from
channel length modulation but they are omitted in the schematic for simplicity. For the
same reason, the start-up and power-down circuitry is similarly omitted.
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Transistors Aspect ratio / µm/µm
MN1-2 500/10
MN3 20/1.2
MP1-3 60/1.2
MN5 300/5
MN4, MN6 30/20
MP4-5 30/6
Table 7.4 Transistor dimensions of the current peak detector in Figure 7.28.
The equation for the output current can be expressed as
IREF =
IPTAT + IV BE
2
=
kT
2nqR1
ln AE2
AE1
+
VBE3
2R2
. (7.26)
In this case, the positive 3300 ppm/K temperature dependency of PTAT-reference cur-
rent can be almost cancelled out by the negative approximately -2 mV/K temperature
dependency of the base-emitter voltage of the transistor Q3 by adjusting the resistor
ratio R2R1 and the emitter area ratio
AE2
AE1 [13]. Because transistor mismatches easily de-
grade the accuracy of the reference current, the emitter area ratio AE2AE1 should be as
large as possible. The pnp-type bipolar transistors used in this n-well CMOS-process
are implemented by realising the emitter with p-diffusion and the base with n-well
while the substrate acts as the collector. Typically, in CMOS-processes, two floating
wells in different potential cannot be placed close to each other, which results in a very
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large die area for the bipolar transistor array.
In order to minimise the temperature dependencies in the logarithmic output, the
resistors R1 and R2 are fabricated from identical resistive material (polysilicon) to the
input voltage-to-current conversion resistor. Similarly, the output current-to-voltage
conversion must be realised with a similar integrated resistor and therefore an addi-
tional 15 kΩ polysilicon resistor is added to the chip. This resistor can then be used as
a feedback impedance for an off-chip current-to-voltage converter, resulting in almost
temperature and process independent output voltage.
Current peak detector
The designed current peak detector in Figure 7.28 is based on the circuit principle
of Figure 7.24b. In addition to the current memory (MN1-2), the current comparator
(MN3, MP3), the PMOS-switch (MP1) and the PMOS-diode (MP2), an additional
discharging time constant circuitry (MN4-6, MP4-5) is added.
The discharging time constant is realised by sinking a small amount of current from
the current memory gates of transistors MN1 and MN2 by the current mirror MN4 and
MN5. The same amount of current must be added to the peak detector input in order
to prevent a peak detection error using transistors MN6, MP4 and MP5. The time
constant can be further adjusted with an off-chip capacitor. However, the discharging
time constant is signal dependent but in this application the detected peak varies from
only 35 µA to 70 µA and thus the time constant signal dependency is small.
Experimental results
The microphotograph of the fabricated chip is presented in Figure 7.29, where the
area of the chip is 3.2 mm2. The integrated resistors and the bipolar transistor array
consume almost one third of active circuit area. The circuit operates with as low as a
2.2 V single supply voltage and the power consumption is 3 mW with the nominal 2.5
V supply.
The measured logarithmic output voltage vs. input signal level in different tem-
peratures is presented in Figure 7.30. The logarithmic output current is converted into
voltage with an external operational amplifier and an on-chip polysilicon resistor. This
resistor has the same 15 kΩ nominal resistance value as the input voltage-to-current
conversion resistor. In the measurement set-up a sinusoidal 100 kHz signal, a dis-
charge current of 1 µA, and a 150 pF external hold capacitor were used. Similarly, a
100 nF DC-decoupling capacitor was added at the input.
The logarithm accuracy is within ±3 dB in a 60 dB dynamic range and within
±1 dB in a 42 dB dynamic range. The offset compensation does not seem to work
effectively enough to reduce errors at low signal levels. However, at these amplitude
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Figure 7.29 The microphotograph of the logarithmic amplifier.
levels many other effects such as crosstalk and limited power supply rejection begins
to limit the operation. In this logarithmic amplifier, all limiting amplifiers are identical
and thus the piece-wise linear approximation is not optimal for the full dynamic range.
The error with a large input signal amplitude can be reduced by resizing the summing
currents of the first two limiting amplifiers.
The temperature dependency of the detected signal amplitude is within ±1 dB in
a temperature range from -20 ◦C to +80 ◦C. As can be seen from the output voltage
vs. the temperature plot in Figure 7.31, the operation of the current reference is not
yet optimal. Temperature behaviour of the devices is not generally modelled accu-
rately enough, so this is the accuracy expected in the first process run. By resizing
MP3 and MP4 in the current reference, it would be possible to reduce the temperature
dependency to 10-20 ppm/K rather than the -150 ppm/K in this test chip.
The temperature dependent error can be regarded as output offset and almost no
gain error is present in this logarithmic amplifier. However, in the other published
7.2 Pseudologarithmic amplifiers 253
−70 −60 −50 −40 −30 −20 −10 0 10
−350
−300
−250
−200
−150
−100
−50
0
50
100
150
200
Input signal level / dBm
O
ut
pu
t v
ol
ta
ge
 / 
m
V
−20 oC
+30 oC
+80 oC
(a)
−70 −60 −50 −40 −30 −20 −10 0 10
−3
−2
−1
0
1
2
3
Input signal level / dBm
Er
ro
r /
 d
B
−20 oC
+30 oC
+80 oC
(b)
Figure 7.30 The measured logarithm accuracy in the temperature range of -20. . .+80 ◦C. a)
The logarithmic output voltage. b) The input referred error in decibels.
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Figure 7.31 The output voltage vs. temperature with a 100 kHz -20 dBm input signal.
MOS pseudologarithmic amplifiers [11, 12], significant temperature dependent gain
error is present caused by the temperature and process dependent liming voltage level.
Furthermore, in [12] the measurements are obtained with an accurate external bias
current rather than an on-chip reference bias circuit. Therefore, if the piece-wise linear
approximation error is reduced by using more amplifier stages with a lower gain and
rescaling the summing outputs, very accurate logarithmic amplifiers can be realised
with this circuit topology.
If the supply voltage were further reduced, a differential limiting current amplifier
topology of 7.18 could be used as in this case the NMOS current-mirrors in the in-
put and output differential stages can be changed into NMOS current-sources. These
NMOS current-mirrors also cause asymmetric settling behaviour when the signal am-
plitude exceeds the limiting level of the amplifier. This asymmetric operation causes
errors in the offset compensation network, thus limiting accuracy at high frequencies.
This error mechanism is not present in the differential limiting current amplifier and
thus also more satisfactory high frequency operation is achieved.
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Figure 7.32 The peak detector discharge time constant adjustment principle.
Transistors Aspect ratio / µm/µm
MN1-2 500/10
MP3 20/0.5
MP1 60/0.5
MP2-3 120/0.5
MND1 250/5
MND2-3 10/10
MPD1 20/10
MPD2-3 4/10
Table 7.5 The device dimension of the current peak detector in Figure 7.32.
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7.3 Other approaches
Current peak detector with enhanced discharging time constant adjustment
A discharging time constant can be added in the traditional voltage-mode peak detector
by adding a resistor R parallel to the peak voltage holding capacitor C. In this case, the
output voltage can be expressed as a function of time as
vOUT = vˆe−
t
RC . (7.27)
This means that the output voltage decreases with a rate dependent on the initial signal
peak in addition to the time constant itself
− dvOUTdt =
vˆ
RC
e−
t
RC . (7.28)
In the current peak detector a discharging resistor becomes too large to be inte-
grated. Furthermore, because of the square-law voltage-to-current conversion char-
acteristics of the MOS-transistor, the discharging operation is significantly different.
In the current peak detector used in the designed pseudologarithmic amplifier (Figure
7.28 and Table 7.4), the current memory gate charge is discharged with a constant
current IDQ resulting in an output current equation
iOUT =
β
2
√2ˆiβ − IDQC t
2 . (7.29)
Then, the output current decreases with a rate
− diOUTdt =
βIDQ
C
√2ˆiβ − IDQC t
≈ IDQ
C
√
2βˆi. (7.30)
Thus, the output current decreases at an almost fixed rate. Therefore, at high input
signal levels, the detected peaks are held for a very long time while at low signal levels,
these detected peaks are discharged very rapidly. In the designed pseudologarithmic
amplifier, the variation of current amplitude was relatively low so this nonideality did
not cause any problems. However, if the dynamic range of the detected signal is large,
this discharging behaviour is not acceptable.
This problem can be avoided by the enhanced current peak detector in Figure 7.32
[19]. In this case, the transistor MND1 and the resistor RDQ convert the voltage at the
peak current memory node A into a signal dependent discharge current. This current is
further attenuated in the PMOS current-mirror (MPD1-3). The discharge current IDQ
is supplied both into the input and the current memory node in order to avoid offset
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current in the detected peak current.
The discharge time constant can be controlled by the resistor RDQ, by the mirroring
ratio of the PMOS current memory MPD1-3 or by adding external capacitance to the
current memory node A. In order to maximise the speed without sacrificing adjusta-
bility internal capacitance and an external resistance are preferred.
Simulation results The current peak detector is designed and simulated with a mod-
ern 0.5 µm CMOS-process, using BSIM 3V3.1 simulation models for the transistors.
An additional 1 pF capacitor is added to the input to simulate the effect of parasitic
capacitances. The resistance RDQ controlling the discharge time constant is set to 100
kΩ while other device dimensions are listed in Table 7.5.
The simulated waveforms of the peak detector with the enhanced discharge time
constant circuitry are presented in Figure 7.33. The frequency of the sinusoidal input
frequency is 500 kHz and the input peak current varies from 1 µA to 1 mA. Further-
more, the supply voltage is set to 3 V. The simulations show that the discharge time
constant is almost constant as long as the detector itself operates correctly. Similarly, as
the discharging ramp is almost linear in a logarithmic scale, the discharging behaviour
is similar to the exponential discharging behaviour of the conventional voltage-mode
peak detector.
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Figure 7.33 The simulated peak detector output current with the input current amplitude varied
from 1 µA to 1 mA.
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Figure 7.34 a) The simulated RMS output current vs. input signal amplitude. b) The simulated
peak detection error vs. supply voltage.
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Figure 7.35 The frequency response of the peak detector with 10 µA, 100 µA and 1 mA input
amplitudes.
A more efficient measure for the peak detection accuracy is the RMS value of the
detector output current in Figure 7.34a. At high negative current peaks, the inverter
with the diode-feedback (MP2-3 and MN3) fails to source enough current and in worst
case situation the inverter output voltage drops to a level at which the PMOS-switch
MP1 begins to conduct again and thus the current memory transistors MN1 and MN2
fail to hold the detected peak value.
The simulated RMS output current is further used to show the peak detection error
in Figure 7.34b. The approximately 0.4 dB systematic error deriving from the output
voltage ripple is subtracted from this error plot. Peak detection accuracy better than
1 dB is possible in a dynamic range of 44 dB with a 2 V supply voltage. With a 3 V
supply voltage, the dynamic range increases to 51 dB and with larger supply voltages,
even wider dynamic range is reached.
The frequency response of the peak detector is simulated by varying the input sig-
nal frequency in transient analysis with three different input signal amplitudes (10 µA,
100 µA, and 1 mA). The peak output current values are displayed in Figure 7.35 and
the results are normalised with the input current amplitude and expressed in decibels.
The simulations show that the -3 dB corner frequency is approximately 3 MHz with a
10 µA signal amplitude and this corner frequency exceeds 100 MHz at a 1 mA signal
amplitude. The detection corner frequency depends strongly on the hold capacitance
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and thus by using smaller gate areas for the current memory transistors, faster oper-
ation is achieved. However, in this case, the tuning range of the discharge current is
limited by transistor leakage currents and additionally errors caused by the switching
transients will limit the detection accuracy.
Applications The dynamic range is limited by the current driving capabilities of the
inverter when bi-directional input currents are used. Therefore, the dynamic range
depends strongly on the supply voltage. However, with a unipolar input current, this
peak detector operates well even with larger currents. In any event, this peak de-
tector exhibits relatively large dynamic range and wide bandwidth with very simple
circuitry. Therefore, in logarithmic signal strength measuring applications this peak
detector could be placed before the logarithmic amplifier. In this case, the logarithmic
amplifier must process only slowly varying unipolar currents resulting in much simpler
logarithmic amplifier realisations such as the diode-feedback logarithmic amplifier of
Figure 7.1 or the current-mirror based pseudologarithmic amplifier of Figure 7.17.
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Conclusions
The push-pull second-generation current-conveyor realised with a complementary bipo-
lar integration technology is probably the most appropriate choice as a building block
for low-distortion current-mode signal processing applications when supply voltages
are relatively large (±5 V or larger). Furthermore, this amplifier is already commer-
cially available. There are current-feedback operational amplifiers such as AD844 and
OPA 660 in the market that can additionally be used as a current-conveyor.
In modern low-voltage CMOS-processes push-pull second-generation current-con-
veyors have numerous shortcomings. First, it has a very limited input voltage range
because of the bulk effect. Furthermore, the linearity of this amplifier depends con-
siderably on the matching between PMOS- and NMOS-transistors. Finally, the X-
terminal impedance of CMOS second-generation current-conveyors is usually too high
for high-frequency low-distortion applications.
Although most low-gain CMOS current amplifiers operating in open-loop attain
only moderate performance, there are high-gain CMOS current amplifier topologies
that work well even with low supply voltages. Both current-mode operational am-
plifiers and high-gain current-conveyors provide a large open-loop current gain with
a wide bandwidth with a relatively simple circuitry. These amplifiers exhibit distor-
tion performance comparable to voltage-mode CMOS operational amplifiers. When
low load and feedback impedance levels are required, these current amplifiers have
better linearity than voltage-mode operational amplifiers since the linearity of current-
mode operational amplifiers and high-gain current-conveyors is virtually independent
of impedance level. Additionally, these current amplifiers can reach a higher full power
bandwidth than voltage-mode operational amplifiers and while the CMOS-processes
are further scaled down, this difference becomes even greater.
The current-mode operational amplifier and the high-gain current-conveyor are al-
most identical devices. They both have a second-generation current-conveyor as an
input stage although in the current-mode operational amplifier, the input stage is a
positive conveyor whereas in the high-gain conveyor, this input stage is a negative
conveyor. Similarly, the output stage of a high-gain conveyor could also be a differen-
tial amplifier stage, in which case only the output ports must be interchanged. There
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are in addition many applications in which the noninverting output is grounded so that
half of the output stage current is unused and thus a high-gain current-conveyor could
be used in preference.
Voltage-mode operational amplifier based circuits can be converted by the adjoint
principle to current-mode circuits using current-mode operational amplifiers as active
elements. According to the adjoint principle, the single-ended voltage output of the
voltage-mode operational amplifier is converted to a single-ended current input in the
case of the current-mode operational amplifier. However, in many applications, a low
impedance input without a well defined voltage level is difficult to use. Therefore, the
hidden input conveyor Y-terminal should be available as an additional input terminal,
rendering the input of the current-mode operational amplifier identical to the input of
the high-gain current-conveyor.
Based on these facts, it would be convenient to include the current-mode opera-
tional amplifier in the category of high-gain current-conveyors. In this case, only the
output stage topology can be selected according to the requirements of the applica-
tion, which, however, is often also the case in the design of voltage-mode operational
amplifier based circuits.
The design examples of current-mode filters implemented with a differential high-
gain conveyor with a linearized output stage in Chapter 6.9 show promising perfor-
mance with low supply voltages. Because the used output stage topology is easily
scalable, programmable current-mode signal processing applications can also be re-
alised with this differential high-gain conveyor. Similarly, this conveyor can be used
as a highly linear amplifier in a closed-loop configuration.
Limiting current amplifiers is a simple and relatively process variation independent
solution to piece-wise approximation of non-linear functions in CMOS-technology.
Similarly, many other non-linear signal processing functions such as peak rectifiers
can provide relatively wide bandwidth and dynamic range.
Although current-mode circuit techniques represent an efficient way to realise
CMOS circuits there are however certain applications in which voltage-mode tech-
niques are a more appropriate option. For example voltage followers are best realised
with voltage-mode operational amplifiers with rail-to-rail input and output voltage
swing. Similarly, in applications where low input offset currents are required volt-
age amplifiers perform more efficiently than current amplifiers. When designing in-
tegrated circuits, there are no limits in choosing the design techniques. It is hoped
that this thesis may have provided sufficient information to help the circuit designer
choose the most appropriate circuit technique for the application in hand. The correct
current amplifier in the correct application may provide far better performance than
the conventional “low risk” approach.
Appendix A
Basic distortion definitions
A.1 Harmonic distortion
The nonlinearity of weakly non-linear circuits can be modelled by means of a power
series, in which case, the nonlinearity of a voltage amplifier can be modelled as
vOUT = a0 + a1vin + a2v2in + a3v
3
in + a4v
4
in + ... (A.1)
and similarly, the nonlinearity of a current amplifier can be modeled as
iOUT = a0 + a1iin + a2i2in + a3i3in + a4i4in + ... (A.2)
If one assumes that, in the case of the current amplifier, the input signal is
iin = ˆisinωt, (A.3)
the harmonic components can be collected with simple trigonometric equations as
iOUT ≈ a0 + 12a2
ˆi2 +
(
a1ˆi +
3
4
a3ˆi3
)
sinωt
−1
2
a2ˆi2 cos2ωt− 14a3
ˆi3 sin3ωt , (A.4)
where polynomial terms higher than third order are neglected as they seldom are sig-
nificant anyway in weakly non-linear circuits. In this case, the second order harmonic
distortion can be expressed as a ratio of spectral components at frequencies 2ω and ω
as
HD2≈
ˆi
2
a2
a1
, (A.5)
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if one assumes a1ˆi 34 a3ˆi3. Respectively, third order harmonic distortion is expressed
as a ratio of spectral components at frequencies 3ω and ω, relying on the same as-
sumptions as
HD3≈
ˆi2
4
a3
a1
. (A.6)
A.2 Intermodulation distortion
Let us assume an input signal contains two frequencies ω1 and ω2 with the same am-
plitude ˆi:
iin = ˆi(sinω1t + sinω2t) . (A.7)
By using similar trigonometric manipulations, one can collect the terms at frequencies
ω1±ω2 and divide them either with the term at ω1 or ω2 to form the second order
intermodulation distortion as
HD2≈ a2
a1
ˆi. (A.8)
Similarly, collecting the term at frequencies 2ω1±ω2 and ω1±2ω2, results in a third
order intermodulation distortion as
HD2≈ 3
4
a3
a1
ˆi2. (A.9)
When the harmonic and intermodulation distortion equations are compared, it is clear
that there is a simple ratio between them
IM2 = 2HD2 , (A.10)
IM3 = 3HD3 . (A.11)
Therefore, in weakly non-linear circuits there is a one-to-one correspondence between
harmonic and intermodulation distortion, only one which needs to be calculated or
measured. In many cases, it is easier to measure intermodulation distortion because
the distortion of the signal source and the device under test can be shifted to differ-
ent frequencies. Moreover, harmonic distortion measurements may be impossible in
narrow-band applications such as bandpass filters.
A.3 Distortion in feedback amplifiers 267
A.3 Distortion in feedback amplifiers
A.3.1 Distortion in quasi-static feedback amplifiers
The block diagram of a voltage amplifier with feedback is presented in Figure A.1.
The main amplifier is assumed to have a polynomial nonlinearity
vo = a1vi + a2v2i + a3v
3
i + ... (A.12)
in open-loop configuration if the amplifier is assumed quasi-static so that there are no
time constants affecting the circuit behaviour in the frequency range of interest. This
assumption is valid considerably below the dominant pole of the amplifier. A part (or
all) of the output signal v f = f vo is subtracted from the signal vs coming from the
source so that the signal vi at the amplifier input is
vi = vs− f vo, (A.13)
which leads to a recursive equation for the output signal
vo = a1 (vs− f vo)+ a2 (vs− f vo)2 + a3 (vs− f vo)3 + ... (A.14)
Once more, the feedback is assumed frequency independent.
An alternative power series expression for the closed-loop output voltage can be
written as
vo = a′1vs + a
′
2v
2
s + a
′
3v
3
s + ... (A.15)
where the coefficients are obtained by the Taylor series approximation by
a′n =
1
n!
∂nvo
∂vns
∣∣∣∣
vs=0
. (A.16)
Because vo = f (vs) the coefficients a′n can be obtained from Equation (A.14) by intrin-
sic derivation, relations between open-loop an and closed-loop a′n nonlinearity coeffi-
cients can be derived as
a′1 =
a1
1 + f a1 , (A.17)
vo
f
vs
vf
iv
Figure A.1 The block diagram of an amplifier with feedback.
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a′2 =
a2
(1 + f a1)3
, (A.18)
a′3 =
a3 (1 + f a1)−2 f a22
(1 + f a1)5
. (A.19)
The closed-loop harmonic distortion can be expressed by using these coefficients in
conjunction with Equations (A.5) and (A.6). Thus, the second-order harmonic distor-
tion is
HD2 =
vˆs
2
a2
a1 (1 + f a1)2
, (A.20)
and the third-order harmonic distortion is
HD3 = vˆ
2
s
4
∣∣a3 (1 + f a1)−2 f a22∣∣
a1 (1 + f a1)4
. (A.21)
The equations show that, if the loop-gain T = f a1 is sufficiently large, the feed-
back effectively reduces distortion. Moreover, there is third-order distortion present in
the closed-loop amplifier, even if the open-loop equation has only second order distor-
tion because a part of the distorted signal is fed back to the amplifier input, creating
an infinite number of harmonics, even with an ideal square law nonlinearity. It is also
possible that, with certain nonlinearity and feedback coefficient values, cancellation of
third order distortion may occur. However, this minimum in distortion is a very nar-
row region and process variation renders it impossible to use this feature in distortion
reduction.
A.3.2 Distortion in dynamic feedback amplifiers
In high gain feedback amplifiers, the open-loop gain decreases with frequency, start-
ing from the dominant pole of the transfer function, which may be several decades
below the closed-loop corner frequency. Problematically, the derived harmonic dis-
tortion equations assume that all polynomial coefficients are independent of frequency
and therefore Equations (A.20) and (A.21) cannot accurately predict the distortion at
frequencies above the dominant pole of the amplifier open-loop gain.
In high gain amplifiers, the signal amplitude constantly increases in the signal path
from the input to output. The distortion is strongly dependent on the signal amplitude
vv vo
v
f
i
f
vbs
Figure A.2 The block diagram of a two stage amplifier with feedback.
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and therefore, in most cases, it is safe to assume that the output stage of the amplifier
dominates the nonlinearity of the amplifier. In this case, the amplifier can be divided to
produce a cascade of two amplifiers whereby a linear frequency dependent amplifier
drives a non-linear frequency independent amplifier, as depicted in Figure A.2.
The non-linear output amplifier is assumed to have a polynomial nonlinearity
vo(t) = b1vb + b2v2b + b3v3b + ... (A.22)
The small-signal open loop gain of the whole amplifier between the dominant and the
nondominant pole can be approximated as
Aol(s) =
vo
vs
=
ω0
s
. (A.23)
Then the output voltage of the linear input amplifier stage as a function of time is
vb(t) =
ω0
b1
∫
vs− f vodt. (A.24)
If one assumes sinusoidal input voltage
vs(t) = vˆse jωt , (A.25)
it can be surmised that the voltage at the input of the output amplifier stage is
vb(t) = V1e jωt +V2e2 jωt +V3e3 jωt . (A.26)
It is evident that higher order harmonic components are present in the feedback ampli-
fier but they can be neglected if low distortion conditions are assumed. With this input
voltage, the output voltage of the whole amplifier is
vo(t) = b1V1e jωt +
(
b1V2 + b2V 21
)
e2 jωt
+
(
b1V3 + 2b2V1V2 + b3V 31
)
e3 jωt + ... (A.27)
Similarly, vi can be expressed as a function of vb as
vi(t) =
b1
ω0
dvb(t)
dt (A.28)
= b1V1
jω
ω0
e jωt + 2b1V2
jω
ω0
e2 jωt + 3b1V3
jω
ω0
e3 jωt . (A.29)
Because vi = vs− f vo, equations can be set up for the three frequencies
b1V1
jω
ω0
= vˆs− f b1V1, (A.30)
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2b1V2
jω
ω0
= b1V2 + b2V 21 , (A.31)
3b1V3
jω
ω0
= b1V3 + 2b2V1V2 + b3V 31 , (A.32)
and solve V1, V2 and V3:
V1 =
vˆs
b1
ω0
jω + f ω0 , (A.33)
V2 = − vˆ
2
s
b31
b2 f ω30
( jω + f ω0)2 (2 jω + f ω0)
, (A.34)
V3 = − f ω
4
0vˆ
3
s
b51
b1b3 (2 jω + f ω0)−2 f b22 f ω0
( jω + f ω0)3 (2 jω + f ω0)(3 jω + f ω0)
. (A.35)
As vb(t) is now solved, the coefficients V1, V2 and V3 can be substituted to Equation
(A.29) and the output voltage expressed as
vo(t) =
vs− vi
f (A.36)
=
ω0vˆs
jω + f ω0 e
jωt +
2vˆ2s
b21
b2 jωω20
( jω + f ω0)2 (2 jω + f ω0)
e2 jωt
+
3ω30vˆ3s
b41
b1b3 (2 jω + f ω0)−2 f b22 f ω0
( jω + f ω0)3 (2 jω + f ω0)(3 jω + f ω0)
e3 jωt (A.37)
The magnitudes of these coefficients are needed to express the harmonic distortion
of that amplifier. The second order harmonic distortion is therefore derived as before
as
HD2 = vˆs
b2
b21
ωω0√
ω2 + f 2ω20
√
4ω2 + f 2ω20
, (A.38)
and respectively the third order harmonic distortion is
HD3 = 3vˆ
2
s
4
ωω20(
ω2 + f 2ω20
)√
9ω2 + f 2ω20
∣∣∣∣∣∣b3b31 − 2b
2
2
b41
f ω0√
4ω2 + f 2ω20
∣∣∣∣∣∣ . (A.39)
Since the open-loop amplifier is assumed as an integrator, Equations (A.38) and (A.39)
predict the harmonic distortion adequately only at a frequency range between the dom-
inant and the nondominant pole of the amplifier open-loop transfer function. However,
because of stability and settling time requirements, the nondominant pole of the am-
plifier is normally two or three times the unity gain frequency ω0 and the harmonic
distortion is predicted accurately enough at frequencies below ω0. Similarly, at low
frequencies Equations (A.20) and (A.21) can be used to predict the harmonic distor-
tion of the amplifier.
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Since the focus here is on the distortion within the closed-loop bandwidth of the
amplifier, if ω< ω02 f Equation (A.38) simplifies to
HD2 =
ω
f ω0
b2
b21
vˆs. (A.40)
Letting vˆs = f vˆo and vˆo = b1vˆb, the distortion in respect to the open-loop distortion can
be rewritten
HD2 =
2ω
f ω0 HD2b =
HD2b
f |Aol(2ω)| , (A.41)
where
HD2b =
vˆb
2
b2
b1
, (A.42)
is the open-loop second order distortion of the output amplifier. Therefore, the closed-
loop second order distortion of the entire amplifier is equal to the open-loop second
order distortion of the output amplifier divided by the loop gain at the frequency of the
harmonic component. Similarly, the third order harmonic distortion can be rewritten
as
HD3 = 3
4
ω
f 3ω0 vˆ
2
s
∣∣b3b1−2b22∣∣
b41
(A.43)
=
∣∣HD3b−2HD22b∣∣
f |Aol(3ω)| , (A.44)
if ω < ω03 f . Once more, in this case the distortion is attenuated by the loop gain at 3ω.
However, the closed-loop third order distortion depends both on the second and third
order distortion of the output amplifier.
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Appendix B
Distortion in push-pull current
amplifiers
B.1 Class-A operation
At signal current amplitudes significantly lower than the quiescent current (class-A
operation), the input signal is divided approximately equally between the upper and
lower half-circuit:
i′IN ≈ IQ +
iIN
2
, (B.1)
i′′IN ≈ IQ−
iIN
2
. (B.2)
The nonlinearity of the two separate signal paths can be modelled with power series
f (x) and g(x):
f (x) = a0 + a1x + a2x2 + a3x3 + a4x4 + ... , (B.3)
g(x) = b0 + b1x + b2x2 + b3x3 + b4x4 + ... , (B.4)
so that the harmonic distortion of one of the half-circuits can be approximated by
letting x = ˆisinωt and collecting the harmonic components as
HD2 ≈
ˆi
2
∣∣∣∣a2a1
∣∣∣∣≈ ˆi2 |a2| , (B.5)
HD3 ≈
ˆi2
4
∣∣∣∣a3a1
∣∣∣∣≈ ˆi24 |a3| . (B.6)
In this case, the output current can be approximated as
iOUT = f (i′IN)−g(i′′IN)
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≈ a0−b0 +(a1−b1) IQ + a1 + b12 iIN
+
a2−b2
4
i2IN +
a3 + b3
8 i
3
IN +
a4−b4
16 i
4
IN + ... . (B.7)
By letting iIN = ˆisinωt and collecting the harmonic components the second harmonic
distortion in a class-A push-pull current amplifier is
HD2≈
ˆi
4
∣∣∣∣a2−b2a1 + b1
∣∣∣∣≈ ˆi8 |a2−b2| , (B.8)
and the third harmonic is
HD3≈
ˆi2
16
∣∣∣∣a3 + b3a1 + b1
∣∣∣∣≈ ˆi232 |a3 + b3| . (B.9)
As a consequence of the signal division at the input, the signal amplitudes in the
two half-circuits are half those of the original signal, which attenuates the second order
harmonic distortion by 6 dB and the third harmonic distortion by 12 dB when com-
pared to the distortion of the half-circuits. If the nonlinearities of the half-circuits are
correlated, the even order harmonic components are efficiently attenuated. Problemat-
ically, most of the distortion generation mechanisms in the half-circuits are relatively
random processes and therefore exact cancellation is not possible. Furthermore, since
the upper and lower half-circuits are fabricated with opposite type of transistors, the
matching of the nonlinearities between the two half-circuits is difficult to achieve.
Furthermore, as a result, the input current signal division is not exactly symmetrical,
which increases at least the second order distortion.
The operation of the push-pull amplifier is similar to differential amplifier struc-
tures, which similarly reject even nonlinearities. However, in differential structures,
the two half-circuits have closer matching since both amplifiers use the same type of
transistors and have equal device sizes. The decision whether to use push-pull or dif-
ferential structures depends on the requirements of the application:
• Push-pull structures need twice the supply voltage of differential structures while
differential structures need twice the supply current of push-pull structures.
• The even nonlinearities are more accurately cancelled in differential circuits.
• The differential structures are usually limited to class-A operation while most
push-pull structures can operate with much larger signal currents.
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In a push-pull connected class-AB current amplifier operating with signal amplitudes
significantly larger than the quiescent current the class-A region rapidly becomes a
small zero crossing region. In the time domain, therefore, the class-AB amplifier is
in the class-A region for a very small fraction of the signal cycle time. Moreover,
class-AB amplifiers are typically very linear at the class-A region, as explained in
Appendix B.1. Because the operation in the class-B region is usually strongly non-
linear, the distortion of a class-AB amplifier becomes almost equal to the distortion of
the same amplifier biased as a class-B amplifier as signal amplitudes increase. There is
additionally cross-over distortion present in a class-B amplifier, but it is not included
in these calculations as they include transients, which depend on the signal amplitude
and frequency and circuit topology and are therefore very difficult to predict.
Let us assume a current amplifier that amplifies positive halves of the input signal
by a current gain of a1 and the negative halves of the input signal by a current gain of
b1. Additionally, second order nonlinearity is assumed and thus the output current is
iOUT (t) =
{
a1iIN + a2i2IN if iIN > 0,
b1iIN−b2i2IN if iIN < 0,
(B.10)
where iIN = ˆisinωt. The positive and negative amplification coefficients differ from
each other only slightly so that an≈ bn. In this case, the harmonic content of the output
current can be calculated by deriving the complex coefficients of the Fourier series:
Cn =
2
T
∫ T
0
iOUT (t)e− jnωtdt
=
2
T
[∫ T/2
0
(
a1ˆisinωt + a2ˆi2 sin2 ωt
)
e− jnωtdt
+
∫ T
T/2
(
a1ˆisinωt−b2ˆi2 sin2 ωt
)
e− jnωtdt
]
, (B.11)
where T = 2piω represents the period of the fundamental input frequency and n is a
positive integer.
After a process of integrating and making simplifications, the equation reduces to
Cn = −a1ˆi e
− jpin + 1
pi(n2−1) + b1
ˆi
e−2 jpin + e− jpin
pi(n2−1)
−2 ja2ˆi2 e
− jpin−1
pin(n2−4) −2 jb2
ˆi2
−e−2 jpin + e− jpin
pin(n2−4)
= ˆiCn1 + jˆi2Cn2 , (B.12)
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where Cn1 combines the first two sum term due to the gain coefficients a1 and b1, and
Cn2 combines the last two sum terms due to the second order nonlinearity coefficients
a2 and b2. The term Cn1 is zero when n is odd. Furthermore, Cn1 is undefined when
n = 1. By substituting n = 1 + δ, where δ 1, and approximating ea jpiδ ≈ 1 + a jpiδ,
Cn1 can be rewritten near n = 1:
Cn1 = −a1 e
− jpi(1+δ) + 1
piδ(δ + 2) + b1
e−2 jpi(1+δ) + e− jpi(1+δ)
piδ(δ + 2)
≈ −a1 jpiδ−b1 jpiδ
piδ(δ + 2) =− j
a1 + b1
δ + 2 −→
δ→ 0
− j a1 + b1
2
. (B.13)
Accordingly, the term Cn2 is zero when n is odd and undefined when n = 2. When
n = 2+δ is substituted and the same series approximation as with Cn1 is used, Cn2 can
be rewritten near n = 2:
Cn2 = −2a2 e
− jpi(2+δ)−1
piδ(δ + 2)(δ + 4) −2b1
e−2 jpi(2+δ) + e− jpi(2+δ)
piδ(δ + 2)(δ + 4)
≈ −2−a2 jpiδ + b2 jpiδ
piδ(δ + 2)(δ + 4) = 2 j
a2−b2
(δ + 2)(δ + 4) −→
δ→ 0
j a2−b2
4
. (B.14)
Consequently, these results can be collected for all positive values of n:
Cn =

− jˆi2 (a1 + b1)− 4 j
ˆi2
3pi (a2 + b2) if n = 1,
− 2ˆi3pi (a1−b1)−
ˆi2
4 (a2−b2) if n = 2,
− 4 jˆi2
pin(n2−4) (a2 + b2) if n is odd and n≥ 3,
− 2ˆi
pi(n2−1) (a1−b1) if n is even and n≥ 4.
(B.15)
These results reveal that the second order distortion depends on the matching of the
gain and nonlinearity of the positive and negative signal paths. Furthermore, push-
pull operation converts even nonlinearities of the two signal paths to odd harmonics
in the output current. At low signal amplitudes, the gain mismatch dominates the
distortion and therefore it is not necessary to calculate the effects of any higher order
nonlinearities.
The second order harmonic distortion of the push-pull amplifier is
HD2≈ 43pi
∣∣∣∣a1−b1a1 + b1
∣∣∣∣ , (B.16)
because the terms due to the distortion coefficients a2 and b2 become significant com-
pared to the terms constructed from the current gain coefficients a1 and b1 solely with
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very large signal amplitudes. Moreover, third or even higher order distortion were as-
sumed for the push-pull amplifiers, the contribution of these higher order distortion
coefficients to the total distortion would have been insignificant as these coefficients
would be initially small and decrease very rapidly with the signal amplitude.
According to the same assumptions as with the second order harmonic distortion,
the third order harmonic distortion is
HD3≈ 8
ˆi
15pi
∣∣∣∣a2 + b2a1 + b1
∣∣∣∣ . (B.17)
If this is compared to the initial nonlinearity of the push-pull connected amplifiers the
third order harmonic distortion is
HD3push−pull ≈ 1615piHD2a ≈
16
15piHD2b. (B.18)
Thus, the push-pull connection converts second order distortion to third order distor-
tion and attenuates it to approximately 9 dB. However, this is somewhat difficult to
verify because the harmonic distortion of a half-circuit cannot be simulated or other-
wise calculated at higher signal amplitudes than the quiescent current.
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Appendix C
Distortion in CMOS operational
amplifiers
C.1 Miller-compensated unbuffered operational amplifier
In Figure C.1, a typical two-stage operational amplifier realised by using an n-well
CMOS-process is presented. It uses Miller-capacitance for frequency compensation
and has no output voltage buffer, so it is referred to as an unbuffered operational am-
plifier. Because of the lack of output voltage buffer, the voltage gain of the output stage
is relatively small and therefore a large voltage gain in the input differential stage (tran-
sistors M1, M2, M3, M4 and M5) is required. For the same reason, the only significant
source of nonlinearity in the amplifier is the output stage (transistors M6 and M5). In
this case, the non-linear output current can be expressed as
iOUT = vGS6
√
2β6IBO + 12β6v
2
GS6. (C.1)
This output current is then converted into a non-linear output voltage
vOUT = R′LiOUT , (C.2)
where R′L is the effective output load impedance, including the output impedance of
the amplifier and the loading effect of the feedback network in addition to the actual
load impedance RL.
At low frequencies, the output voltage can be expressed as a function of the input
voltage as
vOUT = AvdR′Lvin
√
2β6IBO + 12β6A
2
vdR
′
Lv
2
in, (C.3)
where Avd is the voltage gain of the input differential stage. If vin = vs− f vOUT , the
closed loop harmonic distortion of the amplifier can be expressed by using equations
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Figure C.1 An unbuffered Miller-compensated operational amplifier realised with a n-well
CMOS-technology.
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1 gl
vGS6 vOUT
vD vGS6gm 2
Figure C.2 Equivalent circuit for high frequency distortion calculations.
(A.20) and (A.21), derived in Appendix A
HD2(0) = vˆs8IBOR′L
A′ol(
1 + f A′ol
)2 , (C.4)
where A′ol = AvdR′L
√
2β6IBO is the loaded open-loop DC-gain of the operational am-
plifier. In this case, it is more convenient to express the harmonic distortion in terms
of output current amplitude rather than the input voltage amplitude and thus letting
vˆs = f R′Lˆiout results in a second order harmonic distortion equation
HD2(0) = 18
ˆiout
IBO
f A′ol(
1 + f A′ol
)2 ≈ 18 f A′ol
ˆiout
IBO
. (C.5)
Similarly, the third order harmonic distortion can be expressed in terms of output cur-
rent amplitude, by means of Equation (A.21), as
HD3(0) = 132
ˆiout
IBO
f 3A′3ol(
1 + f A′ol
)4 ≈ 132 f A′ol
(
ˆiout
IBO
)2
. (C.6)
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Since the compensation capacitor acts as a feedback element for the output stage at
high frequencies, Equations (A.38) and (A.39), derived in Appendix A cannot be used
to depict the distortion performance of the amplifier. Therefore, the high frequency
distortion based on the equivalent circuit of Figure C.2 is calculated. The effect of
channel length modulation in this equivalent circuit is ignored because it is important
exclusively at low frequencies and the low frequency distortion equations are already
derived.
In this case, if one assumes that the voltages vGS6 and vGS6 contain two harmonics
in addition to the fundamental frequency:
vGS6 = Vg1e jωt +Vg2e2 jωt +Vg3e3ωt , (C.7)
vOUT = Vo1e jωt +Vo2e2 jωt +Vo3e3ωt . (C.8)
Thus, Kirchoff’s law can be expressed in both nodes and the terms with the same
frequency can be equated to solve coefficients Vg1...Vg3 and Vo1...Vo3. Additionally, the
load conductance in the equivalent circuit is gl = 1R′L and the global feedback is taken
into account by letting
vD = vˆse jωt + f vOUT . (C.9)
The output fundamental frequency component calculated is
Vo1 =
gm1R′Lvˆs (b1− jωCc)
b1 f gm1R′L + jωCc (1 + b1R′L− f gm1R′L)
. (C.10)
Both b1R′L and f gm1R′L are significantly greater than one and in most cases the in-
put transconductance gm1 is significantly smaller than b1 = gm6. Therefore, one can
approximate the equation as
Vo1 ≈ vˆs gm1b1
b1− jωCc
f gm1 + jωCc = vˆs
ω0− gm1b1 jω
jω + f ω0 , (C.11)
where ω0 = gm1Cc . Based on the same assumptions, the coefficients for the two harmonic
frequencies are:
Vo2 ≈ − 2vˆ
2
s b2 jωω20 (1 + jωR′LCc)2
b31Z′2L ( jω + f ω0)2 (2 jω + f ω0)
, (C.12)
Vo3 ≈ − 6vˆ
3
s b22 jωω30 (1 + jωR′LCc)3
b51R′3L ( jω + f ω0)3 (3 jω + f ω0)
. (C.13)
Letting b1 = gm6 =
√
2β6IBO, b2 = 12 β6and vˆs = f R′Lˆiout results in a second order
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harmonic distortion equation
HD2(ω) =
|Vo2|
2 |Vo1| =
1
4
ˆiout
IBO
f ω(ω20 + ω2g2m1R′2L )
R′L
√
ω2 + f 2ω20
√
4ω2 + f 2ω20
√
g2m1ω2 + g
2
m6ω
2
0
. (C.14)
At frequencies below f ω02 , this equation can be approximated by a simpler expression
HD2(ω)
∣∣∣∣
ω f ω02
=
1
2
ˆiout
IBO
1 + ω2R′2L C2c
gm6R′L
1
f |Aol(2ω)| . (C.15)
Therefore, at frequencies below ωb = 1R′LCc , the distortion is proportional to frequency
but above ωb the distortion is proportional to the third power of the frequency.
Similarly, the third order distortion is
HD3(ω) = 332
(
ˆiout
IBO
)2
ω f 2 (ω20 + ω2g2m1R′2L ) 32
R′L
(
ω2 + f 2ω20
)√
9ω2 + f 2ω20
√
g2m1ω2 + g
2
m6ω
2
0
. (C.16)
Once more, at frequencies below f ω03 , this equation can be approximated by a simpler
expression
HD3(ω)
∣∣∣∣
ω f ω03
=
1
32
(
ˆiout
IBO
)2 (1 + ω2R′2L C2c) 32
gm6R′L
1
f |Aol(3ω)| . (C.17)
Since the distortion is dependent on the output current amplitude with very high
impedance feedback and load, the distortion is very low. However, in order to max-
imise the power efficiency, the maximum current and voltage swing should be reached
almost simultaneously. The local feedback in the output stage caused by the compen-
sation capacitor is similarly efficient only in the case of high impedance loads.
At high frequencies, the gain at the output stage is low deriving from the com-
pensation capacitor Cc, in which case the nonlinearity of the differential stage plays
a larger role in the nonlinearity of the amplifier. Generally, in Miller-compensated
operational amplifiers, a resistor is added in series with the compensation capacitor
Cc to compensate the phase shift arising from the right half-plane zero. This resistor
reduces the local feedback in the output stage at high frequencies. Similarly, the load
can no longer be assumed to be resistive near ω0. Moreover, capacitive load reduces
the voltage gain of the output stage and thus the high frequency distortion performance
is altered.
Taking these effect into account leads problematically to extremely complicated
equations. In any event, several experimental and theoretical results show that the
Miller-compensated operational amplifiers have a large distortion peak near the corner
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Figure C.3 A folded cascode operational transconductance amplifier realised with a n-well
CMOS-process.
frequency [2,3], as the derived equations show. Moreover, below the corner frequency
the output transistor M6 remains the dominant source of distortion [3].
C.2 Folded cascode operational transconductance amplifier
A typical folded cascode operational transconductance amplifier (OTA) is presented
in Figure C.3. In this amplifier, the nonlinearity of the output current comes from the
differential pair since there is no subsequent current gain in the circuit. If one assumes
the differential pair transistors to be ideally matched, the differential input voltage is
vin = (vGS1−Vt)− (vGS2−Vt) =
√
2iD1
β −
√
2iD2
β . (C.18)
Because it can be assumed that IBD = iD1 + iD2, both input transistor currents can be
solved as
iD1 =
IBD
2
+
vin
4
√
β(4IBD−βv2in), (C.19)
iD2 =
IBD
2
− vin
4
√
β(4IBD−βv2in). (C.20)
Since iD2 is mirrored to the output, the total output current results in
iOUT = iD1− iD2 = vin2
√
β(4IBD−βv2in), (C.21)
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if the errors due to the PMOS current-mirror are neglected. This equation holds true
only if |vin| ≤
√
2IBDβ .
Using Taylor-series approximation, the non-linear output current can then be writ-
ten as
iOUT = vin
√βIBD− βv3in8
√
β
IBD
− ... . (C.22)
Since there is no quadratic term in the equation, in theory there is no second order
distortion. At low frequencies, this output current is then converted into a non-linear
output voltage
vOUT = Z′LiOUT = Z′Lvin
√βIBD− βZ′Lv3in8
√
β
IBD
− ... , (C.23)
where Z′L is the effective output load impedance including the output impedance of the
amplifier and the loading effect of the feedback network in addition to the actual load
impedance ZL. In this case, letting vin = vs− f vOUT and using equation (A.21), the
third order harmonic distortion at low frequencies expressed in terms of output current
amplitude ˆiout ≈ vˆsf
√βIBD is
HD3(0) = 132
(
ˆiout
IBD
)2 f 2(
1 + f A′ol
)3 ≈ 132 f A′3ol
(
ˆiout
IBD
)2
, (C.24)
where A′ol = Z′L
√βIBD represents the loaded DC-gain of the amplifier. If this equa-
tion is compared to the third order distortion of the Miller-compensated operational
amplifier described in equation (C.6), the closed-loop distortion of the OTA displays a
much stronger dependency on the loaded open-loop voltage gain. Because the open-
loop voltage gain of an OTA depends strongly on the output load impedance, it is to
be expected that the distortion increases rapidly if A′ol decreases.
For a wide frequency range a one-pole approximation ω0
s
with a unity gain fre-
quency
ω0 =
√βIBD
sCL
, (C.25)
represents an accurate model for the open-loop voltage gain of the OTA. Similarly, the
non-linear model for the OTA can be thought of as a cascade of a non-linear amplifier
stage and an integrator, as depicted in Appendix A. In this case, however, the non-
linear amplifier precedes the integrator and thus Equations (A.38) and (A.39) cannot
be used to depict the distortion performance of the OTA.
If it is assumed that the input voltage of the OTA contains three frequencies
vin(t) = V1e jωt +V2e2 jωt +V3e3 jωt , (C.26)
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the output voltage of the OTA can be expressed as
vOUT (t) =
ω0
b1
∫
iOUT dt (C.27)
=
ω0V1
jω e
jωt +
ω0V2
2 jω e
2 jωt +
ω0
3 jω
(
V3 +
b3
b1
V 31
)
e3 jωt ... , (C.28)
where
b1 =
√βIBD, (C.29)
b2 = −β8
√
β
IBD
. (C.30)
By substituting Equations (C.26) and (C.28) with (C.9) and equating at all three fre-
quencies the coefficient V1, V2 and V3 can be solved as
V1 = vˆs
jω
jω + ω0 , (C.31)
V2 = 0, (C.32)
V3 = −vˆ3s
b3 ( jω)3 f ω0
b1 ( jω + ω0)3 (3 jω + ω0)
. (C.33)
Finally, the frequency components of the output voltage can be expressed by means
of Equation (C.9), resulting in a third order distortion as
HD3(ω) =
∣∣∣∣∣
V3
f
vˆs−V1
f
∣∣∣∣∣= 132
(
ˆiout
IBD
)2
ω3(
ω2 + f 2ω20
)√
9ω2 + f 2ω20
, (C.34)
where the harmonic distortion is once more expressed in terms of output current am-
plitude ˆiout ≈ vˆsf
√βIBD. At frequencies significantly below f ω0, this equation can be
approximated by using a simpler expression
HD3(ω)
∣∣∣∣
ω f ω03
=
1
32
(
ˆiout
IBO
)2(
ω
f ω0
)3
. (C.35)
Similarly, at frequencies above ω0, the third order distortion can be approximated as
HD3(ω)
∣∣∣∣
ωω0
=
1
96
(
ˆiout
IBO
)2
. (C.36)
At high frequencies, the cascode transistors M5 and M6 in addition to the PMOS
cascode current-mirror, begin to generate distortion, leading to a non-zero second order
distortion. However, in most cases, the closed-loop bandwidth is low compared to the
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non-dominant poles deriving from the cascodes and the current-mirror and thus the
amount of added high frequency distortion is similarly low.
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Appendix D
Distortion in a dual current-mirror
integrator
D.1 Single-ended integrator
A lossless inverting integrator can be constructed from a cascade of two current-
mirrors, as depicted in Figure D.1 [1]. In order to simplify calculations, all transistors
are assumed to be ideally matched. Similarly, a second-order nonlinearity in the form
of
iDn = b1vGSn + b2v2GSn ; n = 1 . . .5, (D.1)
is assumed for each transistor. As the gate-source capacitances are relatively linear
when the transistors are operating in the saturation region, the total mirror input capac-
itances are represented as two linear capacitances, C1 and C2.
2
2M1M 4M3M
1C 2C
5M
IBB2 IBBIBB
is
VSS
VDD
OUTi
Figure D.1 The principle of a dual current-mirror lossless integrator [1].
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If one assumes a sinusoidal input current
is(t) = ˆise jωt , (D.2)
the voltages at the inputs of the two current-mirror inputs can be estimated to be in a
form of
vGS1(t) = V11e jωt +V12e2 jωt +V13e3 jωt , (D.3)
vGS3(t) = V31e jωt +V32e2 jωt +V33e3 jωt . (D.4)
Higher order harmonic components are present caused by the feedback in the mirror
input transistors, but they can be neglected if low distortion conditions are assumed.
In this case, the Kirchoff’s current equation can be employed in the input node of the
first current-mirror as
iD1(t)+ iD4(t)+ iC1(t) = is(t). (D.5)
By collecting signal components of the same frequency, one can set up equations for
three frequencies
b1 (V11 +V31)+ jωC1V11 = ˆis, (D.6)
b1 (V12 +V32)+ b2
(
V 211 +V 231
)
+ 2 jωC1V12 = 0, (D.7)
b1 (V13 +V33)+ 2b2 (V11V12 +V31V32)+ 3 jωC1V13 = 0. (D.8)
Similarly, Kirchoff’s current equation in the input node of the second current-mirror is
iD2(t)+ iD3(t)+ iC2(t) = 0. (D.9)
By collecting signal components of the same frequency, one can set up a further three
equations as
b1 (V11 +V31)+ jωC2V31 = 0, (D.10)
b1 (V12 +V32)+ b2
(
V 211 +V 231
)
+ 2 jωC2V32 = 0, (D.11)
b1 (V13 +V33)+ 2b2 (V11V12 +V31V32)+ 3 jωC2V33 = 0. (D.12)
These six equations can be used to solve V11, V12 , V13, V31, V32 and V33. The
resulting frequency components for the first mirror gate voltage are
V11 =
ˆis
jω
b1 + jωC2
b1 (C1 +C2)+ jωC1C2 , (D.13)
V12 =
b2C2ˆi2s
ω2
2b21 + 2 jωb1C2−C22ω2
(b1 (C1 +C2)+ jωC1C2)2 (b1 (C1 +C2)+ 2 jωC1C2)
, (D.14)
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V13 =
2b22C2ˆi3s
jω3
2b21 + 2 jωb1C2−C22ω2
(b1 (C1 +C2)+ jωC1C2)3
× b1 (C1−C2)+ 2 jωC
2
2
(b1 (C1 +C2)+ 2 jωC1C2)(b1 (C1 +C2)+ 3 jωC1C2) . (D.15)
Similarly, the resulting frequency components for the second mirror gate voltage are
V31 = −
ˆis
jω
b1
b1 (C1 +C2)+ jωC1C2 , (D.16)
V32 =
b2C1ˆi2s
ω2
2b21 + 2 jωb1C2−C22ω2
(b1 (C1 +C2)+ jωC1C2)2 (b1 (C1 +C2)+ 2 jωC1C2)
, (D.17)
V33 =
2b22C1ˆi3s
jω3
2b21 + 2 jωb1C2−C22ω2
(b1 (C1 +C2)+ jωC1C2)3
× b1 (C1−C2)+ 2 jωC
2
2
(b1 (C1 +C2)+ 2 jωC1C2)(b1 (C1 +C2)+ 3 jωC1C2) . (D.18)
In this case, letting C1 = b1ω1 and C2 =
b1
ω2
and substituting V31, V32, and V33 to the
drain current equation of the output transistor M5, one can simplify and collect signal
components of the same frequency, resulting in an output current
iOUT = I1e jωt + I2e2 jωt + I3e3 jωt + . . .+ I6e6 jωt , (D.19)
where the fundamental frequency component
I1 = ˆis
ω1ω2
jω( jω + ω1 + ω2) , (D.20)
the second harmonic component
I2 = ˆi2s
b2ω21ω2
(
ω2 + ω1ω2−ω22
)
b21ω2( jω + ω1 + ω2)2(2 jω + ω1 + ω2)
, (D.21)
and the third harmonic component
I3 = ˆi3s
2b22ω31ω2
(
ω2 + 2 jωω2−2ω22
)
( jω(ω1 + 3ω2)+ 2ω1ω2)
b41 jω3( jω + ω1 + ω2)3(2 jω + ω1 + ω2)(3 jω + ω1 + ω2)
. (D.22)
In order to realise an accurate integrator with this circuit, one of the mirror input
capacitances must be significantly larger than the other. Normally, this is realised
by placing the integrating capacitance at the input of the second current-mirror and
thus the capacitance C2 is much larger than the capacitance C1. Therefore, the second
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harmonic component can be simplified by assuming ω2 ω1, resulting in
I2 ≈−ˆi2s
b2
b21
ω22
ω2
. (D.23)
By means of simple calculations, it is clear that this result is identical to the second or-
der harmonic component of the lossless integrator realised by a single MOS-transistor
shown in Figure 6.9b. However, if the integrating capacitor is placed at the input of the
first current-mirror, one can assume that ω2 ω1 and Equation D.21 simplifies to
I2 ≈ ˆi2s
b2
b21
ω21
ω2
. (D.24)
Therefore, this harmonic component would cancel the second harmonic component of
the single MOS-transistor integrator. It would, however, be easier to use differential
integrators to get the same effect.
When the same assumptions are used to simplify the third harmonic component of
Equation D.22, it is clear that
I3
∣∣∣∣
ω2ω1
≈ I3
∣∣∣∣
ω2ω1
≈ 0. (D.25)
Therefore, the nonlinearity of the dual current-mirror lossless integrator is almost iden-
tical to a single MOS-transistor lossless integrator when one of the mirror capacitances
is significantly larger than the other.
Additionally, there is a notch in the second harmonic component at
ω =
√
ω22−ω1ω2, (D.26)
if ω2 ≥ ω1. Problematically, the notch is very near ω2 and is thus at too a high fre-
quency to be useful in any application. Furthermore, in practical applications, an in-
tegrator capacitance ten times greater than the plain current-mirror input capacitance
readily results in a capacitor of at least 10 pF thus the two mirror poles cannot be
moved far away from each other. Thus, a significant third harmonic component re-
mains present and thus the integrator generates more distortion than a single MOS-
transistor integrator.
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The two current-mirror loop can be rearranged to a differential lossless integrator, as
seen in Figure D.2 [2, 3]. In this case, the Kirchoff’s current equation can be used in
both input nodes as
iD1(t)+ iD4(t)+ iC1(t) = is(t). (D.27)
iD2(t)+ iD3(t)+ iC2(t) = −is(t). (D.28)
By comparing these equations to the current equations of the single-ended circuit, it
is clear that Equations (D.6), (D.7), (D.8), (D.11) and (D.12) apply similarly to this
differential circuit; Equation (D.10) is only slightly modified, resulting in
b1 (V11 +V31)+ jωC2V31 =−ˆis. (D.29)
In an ideally matched case, one can assume C1 = C2 = C and thus solve V11, V12, V13,
V31, V32 and V33 from these following equations
V11 =−V31 =
ˆis
jωC , (D.30)
V12 = V32 =
b2ˆis
ω2C2 (b1 + jωC) . (D.31)
V13 = V33 = 0. (D.32)
Similarly, one can let C = b1ω0 and substitute V11, V12, and V13 to the drain current
equation of the output transistor M5 and V31, V32, and V33 to the drain current equation
of the output transistor M6, leading to a differential output current with merely a third
order harmonic component
iOUT = iOUT+− iOUT− = I1e jωt + I2e3 jωt , (D.33)
where the fundamental frequency component
I1 =−ˆis 2ω0jω , (D.34)
and the third harmonic component
I3 = ˆi3s
4b22ω20
b41 jω3 ( jω + ω0)
. (D.35)
In a simple OTA based current integrator (Figure D.3a), where the non-linear out-
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Figure D.2 Current-mirror based differential lossless integrator [2, 3].
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Figure D.3 a) Simple transconductance amplifier based current integrator. b) A simple NMOS
differential pair.
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put current of the OTA is assumed as
iOUT = a1vin + a2v2in + a3v3in , (D.36)
the integrator output current with a sinusoidal current excitation is(t) = ˆise jωt results
in
iOUT =
a1ˆis
jωC e
jωt − a2
ˆi3s
ω2C2
e j2ωt − a3
ˆi3s
jω3C3 e
j3ωt . (D.37)
Therefore, the linear integrator and non-linear transconductance can similarly be sep-
arated in the case of the current-mirror based differential lossless integrator. Thus, the
non-linear output current without the integrating function is
iOUT (vin) = iOUT+
(vin
2
)
− iOUT−
(
−vin
2
)
= b1vin− 12
b22
b1 + jωC v
3
in. (D.38)
This result can be compared to the nonlinear output current of a simple NMOS
differential pair of Figure D.3b. This equation was previously derived in Appendix C
as Equation (C.22) and can be rewritten for more convenient comparison as
iOUT (vin) = iD1
(vin
2
)
− iD2
(
−vin
2
)
≈ b1vin− 12
b22
b1
v3in + . . . (D.39)
It can be seen that Equations (D.38) and (D.39) are almost equal. There remains,
however, an interesting difference in that the nonlinearity of the current-mirror based
differential lossless integrator begins to decrease above the integrator unity-gain fre-
quency ω0 = b1C .
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